Lead ASIC Physical Design Engineer (P&R)

Engibex

Vlaams-Brabant

On-site

EUR 65,000 - 90,000

Full time

20 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Training and coaching
Fringe benefits

Job summary

Engibex in Belgium seeks a Physical Implementation Engineer to lead backend flows for full chips, from netlist-in to GDSII-out, across nodes from N2 to 180nm, leveraging Cadence Innovus Place&Route.

You will directly engage with customers, partition top levels, and drive sign-off with the Physical Design team through tape-out, ensuring timing, power, and verification requirements are met.

Qualifications

  • Experience setting up the flow for the library set and foundry node used.
  • Experience with UPF low power design and debug sdc files.
  • Knowledge of floorplanning and power grid design for top level and blocks.
  • Proficient with Place, CTS and Routing.
  • Ability to resolve setup and hold violations.
  • Sign-off extraction (SPEF/QUANTUS), timing (TEMPUS), power analysis (VOLTUS).
  • Physical verification (DRC, LVS, ERC, ANT) and logic equivalence checks.

Responsibilities

  • Direct contact with customers for upcoming projects.
  • Fully understand Cadence Innovus Place&Route flow.
  • Lead partitioning and split top level SDC into timing budgets for sub-blocks.
  • Collaborate with Physical Design team to drive sign-off for tape-out.
  • Be the technical voice to discuss customer specifications.

Skills

Library flow setup
UPF / low power design
Floorplanning
Place & Routing
Setup/hold violations
Timing sign-off (TEMPUS)
Power analysis (VOLTUS)
Physical verification (DRC/LVS/ERC/ANT

Tools

Cadence Innovus
TEMPUS
VOLTUS
SPEF/QUANTUS

Job description

Engibex in Belgium seeks a Physical Implementation Engineer to lead backend flows for full chips, from netlist-in to GDSII-out, across nodes from N2 to 180nm, leveraging Cadence Innovus Place&Route.

You will directly engage with customers, partition top levels, and drive sign-off with the Physical Design team through tape-out, ensuring timing, power, and verification requirements are met.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Physical ASIC Design Engineer (12–5nm)
Lead Physical ASIC Design Engineer (12–5nm)

imec • Vlaams-Brabant

On-site
EUR 90,000 - 120,000
Physical ASIC Design Implementation Engineer
Physical ASIC Design Implementation Engineer

Engibex • Vlaams-Brabant

On-site
EUR 65,000 - 90,000
Training and coaching
Fringe benefits
Physical Design Engineer
Physical Design Engineer

IC Resources • Antwerpen

On-site
EUR 70,000 - 110,000
Principal Physical Design Engineer
Principal Physical Design Engineer

IC Resources • Vlaams-Brabant

On-site
EUR 90,000 - 130,000
Physical ASIC Design Implementation Engineer
Physical ASIC Design Implementation Engineer

imec • Vlaams-Brabant

On-site
EUR 90,000 - 120,000
Digital ASIC Design Engineer — RTL & Verification
Digital ASIC Design Engineer — RTL & Verification

Vivid Resourcing • Vlaams-Brabant

On-site
EUR 55,000 - 75,000
Senior Custom Analog Layout Engineer - RF/PLL Lead
Senior Custom Analog Layout Engineer - RF/PLL Lead

imec • Vlaams-Brabant

On-site
EUR 65,000 - 90,000
Remote ASIC Design Implementation Engineer - Cadence Innovus
Remote ASIC Design Implementation Engineer - Cadence Innovus

VeroTech • Vlaams-Brabant

Hybrid
EUR 70,000 - 110,000
Meal vouchers
Insurance
Company car
+1
Lead ASIC Verification Engineer - Mixed-Signal SoCs
Lead ASIC Verification Engineer - Mixed-Signal SoCs

Vivid Resourcing Ltd • Vlaams-Brabant

On-site
EUR 65,000 - 90,000
Salary & benefits package
Hardware Design Engineer: High-Speed FPGA & SI Expert
Hardware Design Engineer: High-Speed FPGA & SI Expert

Euresys Engineering • Luik

Hybrid
EUR 70,000 - 110,000
2 days home office
Training and personal development