Tech Lead – 3rd-Party Memory PHY & IP

AMD

Austin (TX)

On-site

USD 130,000 - 180,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

AMD is seeking a highly skilled engineer to join a high-impact team focused on integration and support of third-party Memory/Serdes IP across AMD products in Austin, TX. You will lead architectural decisions, guide IP collaboration with vendors, and drive post-silicon validation and production readiness.

Responsibilities include owning selected IPs, providing technical leadership, and working with SoC teams to ensure SI/PI quality while exploring new IP technologies for licensing and adoption.

Qualifications

  • Experience designing high-speed mixed-signal IP.
  • Knowledge of IP integration into an SoC.
  • Familiarity with interface protocols such as PCIe, USB, MIPI.
  • Experience with FinFET semiconductor technologies at 7nm or below.

Responsibilities

  • Serve as the AMD technical owner for selected third-party Memory/Serdes IP across multiple product programs.
  • Provide technical leadership for the IP/PHY throughout the product lifecycle, from architecture to post-silicon validation to production.
  • Collaborate with third-party IP vendors to support IP evaluation, design transfer, and integration into AMD SoCs; work with Technical Project Manager.
  • Partner with SoC integration teams to ensure electrical, logical, and physical quality of IP integration.

Skills

High-speed SerDes IP
IP integration
System architecture
RTL understanding
Python/UNIX
Lab measurement tools

Education

B.S. or M.S. Electrical Engineering

Job description

AMD is seeking a highly skilled engineer to join a high-impact team focused on integration and support of third-party Memory/Serdes IP across AMD products in Austin, TX. You will lead architectural decisions, guide IP collaboration with vendors, and drive post-silicon validation and production readiness.

Responsibilities include owning selected IPs, providing technical leadership, and working with SoC teams to ensure SI/PI quality while exploring new IP technologies for licensing and adoption.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead, 3rd-Party Memory PHY & IP Integration
Lead, 3rd-Party Memory PHY & IP Integration

AMD • Austin (TX)

On-site
USD 140,000 - 210,000
3rd Party Memory PHY Technical Lead
3rd Party Memory PHY Technical Lead

AMD • Austin (TX)

On-site
USD 130,000 - 180,000
Senior Memory PHY Architect - Technical Leader
Senior Memory PHY Architect - Technical Leader

Advanced Micro Devices • Santa Clara (CA)

Hybrid
USD 180,000 - 280,000
SerDes PHY Technical Lead – Third-Party IP Integration
SerDes PHY Technical Lead – Third-Party IP Integration

Advanced Micro Devices • Austin (TX)

On-site
USD 120,000 - 180,000
AMD benefits at a glance
Head of Analog & LPDDR PHY Design (High-Speed)
Head of Analog & LPDDR PHY Design (High-Speed)

AMD • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Senior IP Design Lead for SoC & Pre-Silicon
Senior IP Design Lead for SoC & Pre-Silicon

Hardware FYI • Boxborough (MA), Northern (KY)

Hybrid
USD 140,000 - 230,000
Senior Manager, High-Speed Analog & LPDDR PHY Design
Senior Manager, High-Speed Analog & LPDDR PHY Design

AMD • California (MO)

Hybrid
USD 180,000 - 260,000
AMD benefits at a glance
Senior RTL Design Engineer - DDR/LPDDR Memory Controller
Senior RTL Design Engineer - DDR/LPDDR Memory Controller

AMD • Austin (TX)

On-site
USD 120,000 - 160,000
Senior Manager, High-Speed Analog & LPDDR PHY Design
Senior Manager, High-Speed Analog & LPDDR PHY Design

CareerArc • Santa Clara (CA)

Hybrid
USD 170,000 - 250,000
Senior RTL Design Engineer — DDR/LPDDR Memory IP
Senior RTL Design Engineer — DDR/LPDDR Memory IP

AMD • Austin (TX)

On-site
USD 120,000 - 180,000