Sr Principal SW Engineer, 3D-IC P&R & AI EDA

Cadence Design Systems

San Jose (CA)

On-site

USD 154,000 - 286,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans

Job summary

Cadence Design Systems in California is seeking a Product Engineer for Integrity 3D-IC. You will develop interfaces and integrate Cadence tools into the Integrity 3D-IC platform, collaborating with R&D to advance 3D-IC solutions and with field teams for customer engagement.

The role requires a BS with 10+ years or MS with 5+ years in semiconductor engineering, experience with physical implementation, place-and-route, signoff, and Cadence flows; familiarity with Allegro package designer; strong

Qualifications

  • BS degree with 10+ years or MS degree with 5+ years of engineering work experience in the semiconductor industry.
  • Experience in physical implementation, place-and-route, and signoff tools.
  • Familiar with Cadence digital flows and advanced packaging design with Allegro Package Designer.
  • Knowledge and experience in 3D-IC system planning, implementation, analysis, and signoff flows is a plus.
  • Hands-on experience in scripting languages, such as TCL, Perl, YAML, and Python.
  • Good troubleshooting and technical documentation skills.
  • A self-motivated, proactive learner and team player, with excellent communication skills and a customer-oriented attitude.

Responsibilities

  • Develop interfaces and integrate Cadence tools and engines into the Integrity 3D-IC platform.
  • Work closely with R&D to develop, integrate and enhance 3D-IC solutions, including system planning and verification.
  • Collaborate with field teams in customer engagement and provide technical support and guidance.
  • Communicate and coordinate with multiple R&D groups and field teams to enable 3D-IC solutions for customers.

Skills

Physical implementation
Place-and-route
Signoff tools
Cadence flows
3D-IC system planning
TCL scripting
Perl scripting
Python scripting

Education

Bachelor’s degree with 10+ years of experience
Master’s degree with 5+ years of experience

Tools

Allegro Package Designer

Job description

Cadence Design Systems in California is seeking a Product Engineer for Integrity 3D-IC. You will develop interfaces and integrate Cadence tools into the Integrity 3D-IC platform, collaborating with R&D to advance 3D-IC solutions and with field teams for customer engagement.

The role requires a BS with 10+ years or MS with 5+ years in semiconductor engineering, experience with physical implementation, place-and-route, signoff, and Cadence flows; familiarity with Allegro package designer; strong

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Sr. Principal SW Engineer, 3DIC P&R & AI-driven EDA Automation
Sr. Principal SW Engineer, 3DIC P&R & AI-driven EDA Automation

Cadence Design Systems • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Senior Product Engineering Architect - 3D IC
Senior Product Engineering Architect - 3D IC

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 186,000 - 345,000
Senior ASIC Place-and-Route Product Engineer
Senior ASIC Place-and-Route Product Engineer

Cadence Design Systems • San Jose (CA)

Hybrid
USD 179,000 - 332,000
Bonus & Equity
Medical / Dental / Vision
Paid time off
Senior Principal SI/PI Engineer: High-Speed IP Innovator
Senior Principal SI/PI Engineer: High-Speed IP Innovator

Cadence Design Systems • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) match
Employee stock purchase plan
+1
Principal Product Engineer - 3D IC & Heterogeneous
Principal Product Engineer - 3D IC & Heterogeneous

Cadence Design Systems • San Jose (CA), Northern (KY)

Hybrid
USD 140,000 - 260,000
Senior Principal Digital IC Design Engineer -Pre/Post Sales
Senior Principal Digital IC Design Engineer -Pre/Post Sales

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Health insurance
401(k) plan with employer match
Senior Product Engineer: 3DIC & Heterogeneous Packaging
Senior Product Engineer: 3DIC & Heterogeneous Packaging

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 140,000 - 260,000
Software Architect - 3DIC AI-Driven Flows
Software Architect - 3DIC AI-Driven Flows

Cadence • San Jose (CA)

On-site
USD 178,500 - 331,500
Senior Principal Digital IC Design Engineer (Equity)
Senior Principal Digital IC Design Engineer (Equity)

Cadence • San Jose (CA)

On-site
USD 161,000 - 299,000
Bonus
Equity
Benefits
ECAD Tools Lead, 2.5D/3D Packaging & SoC
ECAD Tools Lead, 2.5D/3D Packaging & SoC

Arm Limited • Chandler (AZ), Northern (KY)

Hybrid
USD 260,000 - 338,000