SoC Verification Engineer - UVM, Onsite in Allentown

Links Technology Solutions, Inc.

Allentown (Lehigh County)

On-site

USD 76,000 - 90,000

Full time

9 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health insurance
Life insurance
Vision insurance
Dental insurance
401K Matching

Job summary

Links Technology Solutions, Inc. in Allentown, PA is seeking an experienced ASIC Verification Engineer to contribute to next-generation Si designs for a major network manufacturer.

The role emphasizes UVM-based verification, test plan creation, debugging, and cross-functional collaboration to ensure first-time-right silicon. The position requires 5–12 years of industry experience, proficiency in SystemVerilog, and a strong background in ASIC/SOC verification, with on-site work in Allentown and a

Qualifications

  • Bachelor’s degree in Electrical Engineering or related field.
  • UVM-based testbench development and SystemVerilog.
  • Experience in ASIC/SOC verification and test plans.

Responsibilities

  • Develop and implement UVM-based verification environments.
  • Create verification plans at block and system levels.
  • Design verification components including assertions, traffic generators, agents, and scoreboards.
  • Collaborate with cross-functional teams to evaluate design testability and verification requirements.
  • Lead debug efforts and provide solutions for complex technical challenges.

Skills

UVM
SystemVerilog
C programming
Python scripting
Formal verification
SoC verification
Test plans
Gate-level simulation
ASIC verification
Verification environment

Education

Bachelor’s degree in Electrical Engineering or related field
Master’s degree in Electrical/Communications or related field

Tools

Python
Perl

Job description

Links Technology Solutions, Inc. in Allentown, PA is seeking an experienced ASIC Verification Engineer to contribute to next-generation Si designs for a major network manufacturer.

The role emphasizes UVM-based verification, test plan creation, debugging, and cross-functional collaboration to ensure first-time-right silicon. The position requires 5–12 years of industry experience, proficiency in SystemVerilog, and a strong background in ASIC/SOC verification, with on-site work in Allentown and a

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Verification Engineer — UVM & SystemVerilog (Onsite)
ASIC Verification Engineer — UVM & SystemVerilog (Onsite)

ManpowerGroup • Allentown

On-site
USD 110,000 - 140,000
Medical and Prescription Drug Plans
Dental Plan
Vision Plan
+2
SoC Verification Engineer - Hybrid, UVM/SV
SoC Verification Engineer - Hybrid, UVM/SV

Links Technology Solutions, Inc. • Carlsbad (CA)

Hybrid
USD 96,000 - 110,000
Health insurance
Vision & dental
401K
Senior ASIC/SoC Verification Engineer (SystemVerilog & UVM)
Senior ASIC/SoC Verification Engineer (SystemVerilog & UVM)

Technical-Link N. America • San Diego (CA)

On-site
USD 120,000 - 180,000
Design verification Engineer
Design verification Engineer

Scadea Solutions Inc • Allentown

On-site
USD 90,000 - 130,000
ASIC Verification Engineer
ASIC Verification Engineer

Links Technology Solutions, Inc. • Allentown

On-site
USD 76,000 - 90,000
Health insurance
Life insurance
Vision insurance
+2
Senior ASIC/SoC Verification Engineer — UVM, SystemVerilog
Senior ASIC/SoC Verification Engineer — UVM, SystemVerilog

Insight Global (United States) • San Jose (CA)

On-site
USD 140,000 - 210,000
Senior SoC Verification Engineer - UVM & SystemVerilog
Senior SoC Verification Engineer - UVM & SystemVerilog

TechDigital Group • Midland (TX)

On-site
USD 120,000 - 150,000
Design Verification Engineer
Design Verification Engineer

CloudIngest • California

On-site
USD 83,000 - 165,000
Design Verification Engineer - SystemVerilog/UVM (Onsite)
Design Verification Engineer - SystemVerilog/UVM (Onsite)

CloudIngest • California

On-site
USD 83,000 - 165,000
SoC Verification Engineer: Build Cutting-Edge UVM Environments
SoC Verification Engineer: Build Cutting-Edge UVM Environments

UST • Mountain View (CA)

On-site
USD 101,000 - 152,000
Paid vacation and sick leave
Paid holidays
401(k) Retirement Plan with employer 

+1