SoC Verification Engineer for Brain-Interface ASIC

NeuroTechX

South San Francisco (CA)

On-site

USD 131,000 - 243,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Impactful work
Medical insurance
Dental and Vision insurance
Equity (RSUs)
Paid holidays
401(k) plan
Parental leave
Flexible time off
Commuter benefits
Meals provided

Job summary

Neuralink seeks an ASIC Design Verification Engineer to join the SoC Implant Team. You will verify digital modules, build high-throughput, low-power DSP blocks, and develop robust testbenches. The role emphasizes SystemVerilog expertise and verification flow automation within a world-class hardware environment.

You will collaborate across architecture, RTL, and physical design, contributing to a cutting-edge brain-machine interface platform with RSU equity and competitive compensation.

Qualifications

  • Minimum 3 years of digital ASIC verification experience.
  • Strong in SystemVerilog, with automation scripting in Python, Perl, Makefile, Tcl or UNIX shell.
  • Familiarity with code coverage and regression setups.

Responsibilities

  • Verify and validate SoC digital modules with high performance and low power focus.
  • Contribute to architecture, microarchitecture, RTL, and verification of complex DSP blocks.
  • Develop testbenches, debug complex issues, and drive verification coverage.

Skills

SystemVerilog
ASIC verification
Python/ scripting
Code coverage
Regression setup
UVM
RTL debugging
Low-power verification
ARM/RISC-V knowledge
UPF/ IEEE-1801

Tools

UVM
UPF

Job description

Neuralink seeks an ASIC Design Verification Engineer to join the SoC Implant Team. You will verify digital modules, build high-throughput, low-power DSP blocks, and develop robust testbenches. The role emphasizes SystemVerilog expertise and verification flow automation within a world-class hardware environment.

You will collaborate across architecture, RTL, and physical design, contributing to a cutting-edge brain-machine interface platform with RSU equity and competitive compensation.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Brain-Interface SoC Verification Engineer | Equity RSUs
Brain-Interface SoC Verification Engineer | Equity RSUs

Neuralink • San Francisco (CA)

On-site
USD 131,000 - 243,000
Equity (RSUs)
401(k) plan
Paid holidays
+2
Digital Verification Engineer
Digital Verification Engineer

NeuroTechX • South San Francisco (CA)

On-site
USD 131,000 - 243,000
Impactful work
Medical insurance
Dental and Vision insurance
+7
Brain-Interface SoC Co-Design Engineer (DSP/AI)
Brain-Interface SoC Co-Design Engineer (DSP/AI)

Roboticsconnected • Austin (TX)

On-site
USD 151,000 - 261,000
Equity (RSUs)
401(k) plan
Medical insurance
+7
Digital Verification Engineer
Digital Verification Engineer

Neuralink • San Francisco (CA)

On-site
USD 131,000 - 243,000
Equity (RSUs)
401(k) plan
Paid holidays
+2
Senior Analog IC Design & Verification Engineer
Senior Analog IC Design & Verification Engineer

Neuralink • South San Francisco (CA)

On-site
USD 125,000 - 291,000
Equity (RSUs)
Medical, dental, vision insurance
401(k) plan
Senior Analog IC Design & Verification Engineer (SoC)
Senior Analog IC Design & Verification Engineer (SoC)

Roboticsconnected • Austin (TX)

On-site
USD 125,000 - 291,000
Medical, dental, vision insurance (PPO
Equity (RSUs)
401(k) plan
+5
Digital IC Design Intern for Next-Gen Brain Interfaces
Digital IC Design Intern for Next-Gen Brain Interfaces

Neuralink • South San Francisco (CA)

On-site
USD 39,778 - 56,653
Medical insurance
Dental insurance
Vision insurance
+6
Analog IC Layout Engineer — Brain-Interface SoC (RSUs)
Analog IC Layout Engineer — Brain-Interface SoC (RSUs)

NeuroTechX Services Inc. • South San Francisco (CA)

On-site
USD 83,000 - 139,000
World-changing work
Growth potential
Medical/dental/vision insurance
+7
Senior Analog IC Design & Verification Engineer (RSU Equity)
Senior Analog IC Design & Verification Engineer (RSU Equity)

Neuralink • California

On-site
USD 125,000 - 291,000
Excellent medical, dental, and vision
Equity (RSUs)
Paid holidays
+3
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

Neuralink • South San Francisco (CA)

On-site
USD 125,000 - 291,000
Equity (RSUs)
Medical, dental, vision insurance
401(k) plan