Digital Verification Engineer

NeuroTechX

South San Francisco (CA)

On-site

USD 131,000 - 243,000

Full time

2 hours ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Impactful work
Medical insurance
Dental and Vision insurance
Equity (RSUs)
Paid holidays
401(k) plan
Parental leave
Flexible time off
Commuter benefits
Meals provided

Job summary

Neuralink seeks an ASIC Design Verification Engineer to join the SoC Implant Team. You will verify digital modules, build high-throughput, low-power DSP blocks, and develop robust testbenches. The role emphasizes SystemVerilog expertise and verification flow automation within a world-class hardware environment.

You will collaborate across architecture, RTL, and physical design, contributing to a cutting-edge brain-machine interface platform with RSU equity and competitive compensation.

Qualifications

  • Minimum 3 years of digital ASIC verification experience.
  • Strong in SystemVerilog, with automation scripting in Python, Perl, Makefile, Tcl or UNIX shell.
  • Familiarity with code coverage and regression setups.

Responsibilities

  • Verify and validate SoC digital modules with high performance and low power focus.
  • Contribute to architecture, microarchitecture, RTL, and verification of complex DSP blocks.
  • Develop testbenches, debug complex issues, and drive verification coverage.

Skills

SystemVerilog
ASIC verification
Python/ scripting
Code coverage
Regression setup
UVM
RTL debugging
Low-power verification
ARM/RISC-V knowledge
UPF/ IEEE-1801

Tools

UVM
UPF

Job description

About Neuralink

We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.

About Neuralink

We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.

Job Description & Responsibilities

We are looking for ASIC Design Verification Engineers with strong CPU, ASIC design and verification fundamentals to work in Neuralink’s System-on-Chip (SoC) department under the Implant Team. This position offers a rare and unique opportunity to have a high impact in realizing state-of-the-art brain-computer interfaces. The team delivers architecture and logic implementation of digital modules with a strong focus in high-throughput low-power digital signal processing (DSP). We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Key Qualifications
  • Minimum 3 years of experience in digital ASIC verification.
  • Excellence in SystemVerilog.
  • Experience in developing automation flow and scripts such as Python, Perl, Makefile, Tcl and UNIX shell
  • Experience with code coverage and regression setup.
Preferred Qualifications
  • Experience working on complex digital systems from architecture, microarchitecture, RTL, verification and physical design using industry standard tools.
  • Experience on building test benches, testing, and debugging for a complex system-on-chip.
  • Experience in formal verification.
  • Functional modeling experience and logic verification with SystemVerilog, SystemC/C++.
  • Experience with IEEE-1801 (UPF) based design simulation flows
  • Experience with low power gate level simulations
  • Exposure with low power formal verification flows
  • Strong hands-on experience in verification methodologies such as UVM
  • Knowledge of ARM/RISC-V processor, AMBA bus
  • Knowledge of power aware verification
  • Experience with FPGA/emulation
  • Experience with lab system bring up, writing diagnostic, and lab debugging
Expected Compensation

The anticipated base salary for this position is expected to be within the following range. Your actual base pay will be determined by your job-related skills, experience, and relevant education or training. We also believe in aligning our employees’ success with the company’s long-term growth. As such, in addition to base salary, Neuralink offers equity compensation (in the form of Restricted Stock Units (RSU)) for all full-time employees.

Base Salary Range

$131,000-$243,000 USD

What We Offer

Full-time employees are eligible for the following benefits listed below.

  • An opportunity to change the world and work with some of the smartest and most talented experts from different fields
  • Growth potential; we rapidly advance team members who have an outsized impact
  • Excellent medical, dental, and vision insurance through a PPO plan
  • Paid holidays
  • Commuter benefits
  • Meals provided
  • Equity (RSUs) *Temporary Employees & Interns excluded
  • 401(k) plan *Interns initially excluded until they work 1,000 hours
  • Parental leave *Temporary Employees & Interns excluded
  • Flexible time off *Temporary Employees & Interns excluded

Tagged as: Brain Interfaces Hardware

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Digital Verification Engineer
Digital Verification Engineer

Socket.dev • South San Francisco (CA)

On-site
USD 131,000 - 243,000
Excellent medical, dental, and vision
Paid holidays
Commuter benefits
+3
Digital Verification Engineer
Digital Verification Engineer

Neuralink • San Francisco (CA)

On-site
USD 131,000 - 243,000
Equity (RSUs)
401(k) plan
Paid holidays
+2
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

NeuroTechX • South San Francisco (CA)

On-site
USD 125,000 - 291,000
Medical insurance
Dental insurance
Vision insurance
+7
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

Future Ventures • California (MO)

On-site
USD 125,000 - 291,000
Excellent medical, dental, and vision
Equity (RSUs)
Paid holidays
+3
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

Neuralink • South San Francisco (CA)

On-site
USD 125,000 - 291,000
Equity (RSUs)
Medical, dental, vision insurance
401(k) plan
Software Engineer, ASIC
Software Engineer, ASIC

Latent AI • South San Francisco (CA)

On-site
USD 123,000 - 216,000
Medical, dental, and vision insurance
401(k) plan
Flexible time off
Hardware/ Software Co-Design Engineer
Hardware/ Software Co-Design Engineer

Future Ventures • Austin (TX)

On-site
USD 151,000 - 261,000
Excellent medical, dental, and vision insurance
Paid holidays
Commuter benefits
+5
Brain-Interface SoC Verification Engineer | Equity RSUs
Brain-Interface SoC Verification Engineer | Equity RSUs

Neuralink • San Francisco (CA)

On-site
USD 131,000 - 243,000
Equity (RSUs)
401(k) plan
Paid holidays
+2
Analog and Mixed-Signal IC Design Engineer Intern
Analog and Mixed-Signal IC Design Engineer Intern

NeuroTechX • South San Francisco (CA)

On-site
USD 40,000 - 57,000
Excellent medical, dental, and vision
Paid holidays
Commuter benefits
+5
Electrical Engineer, Implant Embedded Systems
Electrical Engineer, Implant Embedded Systems

NeuroTechX • South San Francisco (CA)

On-site
USD 110,000 - 238,000
Equity (RSUs)
401(k) plan
Parental leave
+4