Analog IC Layout Engineer — Brain-Interface SoC (RSUs)

NeuroTechX Services Inc.

South San Francisco (CA)

In loco

USD 83.000 - 139.000

Tempo pieno

14 giorni+

Una candidatura completa in un minuto

Curriculum e lettera di presentazione personalizzati, pronti da inviare.

Supera i filtri ATS

Vantaggi offerti da questo lavoro

World-changing work
Growth potential
Medical/dental/vision insurance
Paid holidays
Commuter benefits
Meals provided
Equity (RSUs)
401(k) plan
Parental leave
Flexible time off

Descrizione del lavoro

Neuralink seeks an experienced Analog IC Layout Engineer to design state-of-the-art analog/mixed-signal layouts and collaborate with chip designers to push the energy efficiency and scalability of brain-computer interfaces. You will work on floorplanning, circuit analysis, and mask verification on a small, agile team in a fast-paced environment.

The role emphasizes hands-on layout work, collaboration with electrical and software engineers, and a focus on achieving high performance with low power

Competenze

  • 2+ years of experience in analog and mixed-signal IC layout design.
  • 1+ year experience with FinFET technologies.
  • Ability to identify the best approach to solving problems.

Mansioni

  • Crafting state-of-the-art layouts for mixed-signal and analog circuits.
  • Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers.
  • Physical verification of custom IC mask layouts (LVS, DRC, ERC).

Conoscenze

Analog layout
Mixed-signal layout
FinFET experience
Problem solving

Strumenti

SKILL
TCL
Shell
C/C++
Python

Descrizione del lavoro

Neuralink seeks an experienced Analog IC Layout Engineer to design state-of-the-art analog/mixed-signal layouts and collaborate with chip designers to push the energy efficiency and scalability of brain-computer interfaces. You will work on floorplanning, circuit analysis, and mask verification on a small, agile team in a fast-paced environment.

The role emphasizes hands-on layout work, collaboration with electrical and software engineers, and a focus on achieving high performance with low power

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Analog IC Layout Engineer - Impactful Brain-Interface SoC
Analog IC Layout Engineer - Impactful Brain-Interface SoC

NeuroTechX • South San Francisco (CA)

In loco
USD 83.000 - 139.000
Medical insurance
Paid holidays
Commuter benefits
+5
Analog IC Layout Engineer
Analog IC Layout Engineer

NeuroTechX • South San Francisco (CA)

In loco
USD 83.000 - 139.000
Medical insurance
Paid holidays
Commuter benefits
+5
Senior Analog IC Design & Verification Engineer
Senior Analog IC Design & Verification Engineer

Neuralink • South San Francisco (CA)

In loco
USD 125.000 - 291.000
Equity (RSUs)
Medical, dental, vision insurance
401(k) plan
Senior Analog IC Design & Verification Engineer (RSU Equity)
Senior Analog IC Design & Verification Engineer (RSU Equity)

Neuralink • California

In loco
USD 125.000 - 291.000
Excellent medical, dental, and vision
Equity (RSUs)
Paid holidays
+3
Senior Analog IC Design & Verification Engineer (SoC)
Senior Analog IC Design & Verification Engineer (SoC)

Roboticsconnected • Austin (TX)

In loco
USD 125.000 - 291.000
Medical, dental, vision insurance (PPO
Equity (RSUs)
401(k) plan
+5
Analog IC Layout Engineer
Analog IC Layout Engineer

NeuroTechX Services Inc. • South San Francisco (CA)

In loco
USD 83.000 - 139.000
World-changing work
Growth potential
Medical/dental/vision insurance
+7
Brain-Machine Interface Analog IC Design Intern
Brain-Machine Interface Analog IC Design Intern

NeuroTechX • South San Francisco (CA)

In loco
USD 40.000 - 57.000
Excellent medical, dental, and vision
Paid holidays
Commuter benefits
+5
Brain-Interface SoC Co-Design Engineer (DSP/AI)
Brain-Interface SoC Co-Design Engineer (DSP/AI)

Roboticsconnected • Austin (TX)

In loco
USD 151.000 - 261.000
Equity (RSUs)
401(k) plan
Medical insurance
+7
Digital IC Design Intern for Next-Gen Brain Interfaces
Digital IC Design Intern for Next-Gen Brain Interfaces

Neuralink • South San Francisco (CA)

In loco
USD 39.778 - 56.653
Medical insurance
Dental insurance
Vision insurance
+6
Analog IC Design and Verification Engineer
Analog IC Design and Verification Engineer

Neuralink • South San Francisco (CA)

In loco
USD 125.000 - 291.000
Equity (RSUs)
Medical, dental, vision insurance
401(k) plan