Senior Standard Cell Engineer — End-to-End PPA

Intel

Folsom (CA)

Hybrid

USD 122,000 - 232,000

Full time

6 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Hybrid work model

Job summary

Intel's Foundry Standard Cell team in Santa Clara, CA, seeks a Senior Design Engineer to design leading edge experiments to develop, characterize, and test standard cells, enabling customers by listening to their needs and delivering robust solutions.

The role covers end-to-end physical design flow, PPA optimization, and collaboration with collateral teams; you will run fast experiments, validate results, and contribute to manufacturing quality.

Qualifications

  • Bachelor's degree in Electrical Engineering, Electronics Engineering, or STEM field.
  • 2+ years' experience in standard cell layout, abstract modelling, characterisation, or ASIC design.
  • Experience using one or more listed EDA tools (Cadence, Synopsys, Siemens).

Responsibilities

  • Defines, implements, and validates design solutions for power, performance, area (PPA), manufacturability, and cost.
  • Implements all aspects of the physical design flow for standard cells, including timing, power, congestion, and reliability.
  • Collaborates with standard cell collateral to meet design requirements and develop robust validation strategies.
  • Reviews and validates work to ensure compliance with design, manufacturing, and quality requirements.
  • Runs end-to-end experiments and guides data-driven decisions across multiple audiences.
  • Executes end-to-end flows to generate, validate, and release custom standard cell collateral per on-demand requests.

Skills

Standard cell layout
Standard cell abstract modelling
Standard cell characterisation
ASIC design and verification

Education

Bachelor's degree in Electrical/Electronics/STEM

Tools

Cadence Virtuoso
Synopsys Custom Compiler
Cadence Abstract Generator
Synopsys PrimeLib
Cadence Liberate
Synopsys Fusion Compiler
Cadence Innovus
Cadence Tempus
Synopsys PrimeTime
Synopsys HSpice
Synopsys StarRC
Synopsys ICV
Cadence Pegasus
Siemens Calibre

Job description

Intel's Foundry Standard Cell team in Santa Clara, CA, seeks a Senior Design Engineer to design leading edge experiments to develop, characterize, and test standard cells, enabling customers by listening to their needs and delivering robust solutions.

The role covers end-to-end physical design flow, PPA optimization, and collaboration with collateral teams; you will run fast experiments, validate results, and contribute to manufacturing quality.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Standard Cell Design Engineer – End-to-End PPA
Senior Standard Cell Design Engineer – End-to-End PPA

Intel • Santa Clara (CA)

Hybrid
USD 122,000 - 232,000
Senior Standard Cell Library Engineer
Senior Standard Cell Library Engineer

Intel • Santa Clara (CA)

Hybrid
USD 122,000 - 232,000
Senior Standard Cell Library Engineer
Senior Standard Cell Library Engineer

Intel • Folsom (CA)

Hybrid
USD 122,000 - 232,000
Stock bonuses
Hybrid work model
Standard Cell Design Lead: Library & Timing Expert
Standard Cell Design Lead: Library & Timing Expert

Substrate Inc. • San Francisco (CA)

On-site
USD 150,000 - 275,000
Restaurant
Senior Standard Cell Design Lead | Library & Timing Expert
Senior Standard Cell Design Lead | Library & Timing Expert

Substrate • San Francisco (CA)

On-site
USD 150,000 - 400,000
Senior ASIC Design Engineer: End-to-End PPA/PD
Senior ASIC Design Engineer: End-to-End PPA/PD

Nutanix • Austin (TX)

On-site
USD 140,000 - 210,000
Annual discretionary bonus
Annual RSU grants
Competitive benefits
Senior ASIC PnR & Physical Design Engineer (PPA & Power)
Senior ASIC PnR & Physical Design Engineer (PPA & Power)

Qualcomm • Austin (TX), Northern (KY)

Hybrid
USD 140,000 - 210,000
Senior Standard Cell Design Methodology & Flows Engineer
Senior Standard Cell Design Methodology & Flows Engineer

Socket.dev • San Diego (CA)

On-site
USD 150,000 - 210,000
Design Engineer: Standard & Custom Cell Characterization
Design Engineer: Standard & Custom Cell Characterization

Micron Technology • Richardson (TX)

On-site
USD 110,000 - 140,000
Medical benefits
Paid time off
Paid holidays
+1
Standard Cell Design Methodology & Flow Engineer
Standard Cell Design Methodology & Flow Engineer

Socket.dev • San Diego (CA)

On-site
USD 150,000 - 210,000