Senior SOC Physical Design Architect (Power & Timing)

Qualcomm

Austin (TX)

On-site

USD 161,179 - 210,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Qualcomm in Austin, Texas is seeking a Physical Design Engineer to lead high-speed DDR and graphics design efforts. This role demands a solid educational foundation in Electrical Engineering, with a preference for a Master's Degree and relevant experience. The position focuses on optimizing power utilization and conducting thorough physical verification checks.

The ideal candidate will have experience with floor planning, place and route, and timing analysis. The competitive salary range for this position is $161,179 to $210,000 per year, reflecting the critical nature of these contributions to our projects.

Qualifications

  • Minimum of 3 years with a Master's Degree or 7+ years with a Bachelor's Degree in a related field.
  • Experience in high-speed DDR and graphics design.
  • Strong understanding of design-for-manufacturing and design-for-yield.

Responsibilities

  • Lead physical design flow for high-speed DDR and graphics.
  • Manage floor planning and clock tree synthesis.
  • Perform physical verification checks and timing analysis.

Skills

Power utilization optimization
Micro-architecture
Physical verification
Timing analysis
Design reviews

Education

Master’s Degree in Electrical Engineering or related field
Bachelor’s Degree in Electrical Engineering or related field

Job description

Qualcomm in Austin, Texas is seeking a Physical Design Engineer to lead high-speed DDR and graphics design efforts. This role demands a solid educational foundation in Electrical Engineering, with a preference for a Master's Degree and relevant experience. The position focuses on optimizing power utilization and conducting thorough physical verification checks.

The ideal candidate will have experience with floor planning, place and route, and timing analysis. The competitive salary range for this position is $161,179 to $210,000 per year, reflecting the critical nature of these contributions to our projects.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior SOC Physical Design Engineer — Power & Timing Lead
Senior SOC Physical Design Engineer — Power & Timing Lead

Qualcomm • Austin (TX)

On-site
USD 152,000 - 210,000
Senior SoC Physical Design Engineer: Power & Timing
Senior SoC Physical Design Engineer: Power & Timing

Qualcomm • Austin (TX)

On-site
USD 124,000 - 173,000
Lead SOC Physical Design Engineer
Lead SOC Physical Design Engineer

Nutanix • Austin (TX)

On-site
USD 152,000 - 210,000
Senior SoC Physical Design & Signoff Engineer
Senior SoC Physical Design & Signoff Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 147,000 - 190,000
Staff SOC Physical Design Engineer
Staff SOC Physical Design Engineer

Qualcomm • Austin (TX)

On-site
USD 161,179 - 210,000
Senior SOC Physical Design Engineer
Senior SOC Physical Design Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 147,000 - 190,000
Senior SOC Physical Design Engineer
Senior SOC Physical Design Engineer

Qualcomm • Austin (TX)

On-site
USD 124,000 - 173,000
Physical Design Engineer: SoC/ASIC, Low Power & Timing
Physical Design Engineer: SoC/ASIC, Low Power & Timing

Nutanix • San Diego (CA)

On-site
USD 116,000 - 173,000
Competitive benefits
STA Design Engineer: Power-Aware Timing & SoC Closure
STA Design Engineer: Power-Aware Timing & SoC Closure

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Comprehensive benefits package
Physical Design - Austin
Physical Design - Austin

Qualcomm • Austin (TX)

On-site
USD 115,000 - 174,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package