Senior Silicon Validation Engineer (Pre/Post‑Silicon)

Meta

Sunnyvale (CA)

On-site

USD 146,000 - 209,000

Full time

11 hours ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Meta's Infrastructure Silicon team is seeking an experienced Silicon Validation Engineer to validate custom ASICs from pre-silicon to post-silicon deployment, spanning hardware, firmware, and software.

You will build emulation platforms, define validation strategies, and lead end-to-end validation efforts across RTL, emulation, and production fleets, collaborating with RTL, verification, firmware, and software teams in Sunnyvale.

Qualifications

  • Bachelor's degree in CS/CE or equivalent practical experience.
  • 6+ years in ASIC/SoC cycles with pre-silicon and/or post-silicon validation, hardware verification, or FPGA emulation.
  • Experience troubleshooting, debug, and analytics for silicon products using waveform viewers, logic analyzers, and probes.
  • Experience with ASIC design, emulation, and post-silicon validation.
  • Experience developing automation scripts and test infrastructure in Python, C/C++.
  • Experience collaborating across RTL design, verification, firmware, software, and systems in a custom silicon environment.

Responsibilities

  • Work across all aspects of the silicon lifecycle from design input to fleet deployment.
  • Define and execute silicon validation strategies, plans, coverage models, and regression frameworks.
  • Develop and maintain emulation infrastructure, including FPGA-based bring-up.
  • Partition RTL onto emulation platforms and optimize timing and resources.
  • Build software, scripting and automation for validation workflows and diagnostics.
  • Debug hardware, firmware and software interactions across RTL, firmware and software layers.
  • Root-cause silicon issues and remediate across the product lifecycle.
  • Collaborate with RTL design/verification to fix bugs before tape-out.
  • Ensure emulation content transitions cleanly to lab and data center bring-up.
  • Incorporate production insights to guide next-gen architecture and tool upgrades.

Skills

Silicon validation
Debug & analytics
Automation scripting
Python/C/C++
RTL collaboration

Education

Bachelors in CS/CE or equivalent
Equivalent practical experience

Tools

Palladium
Veloce
Zebu

Job description

Meta's Infrastructure Silicon team is seeking an experienced Silicon Validation Engineer to validate custom ASICs from pre-silicon to post-silicon deployment, spanning hardware, firmware, and software.

You will build emulation platforms, define validation strategies, and lead end-to-end validation efforts across RTL, emulation, and production fleets, collaborating with RTL, verification, firmware, and software teams in Sunnyvale.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Validation & Emulation Engineer
Senior ASIC Validation & Emulation Engineer

Meta • Menlo Park (CA)

On-site
USD 146,000 - 209,000
Senior Infra Silicon Validation Lead
Senior Infra Silicon Validation Lead

Meta • Sunnyvale (CA)

On-site
USD 212,000 - 294,000
Bonus
Equity
Benefits
Senior Post-Silicon Validation Engineer
Senior Post-Silicon Validation Engineer

020 Cisco Systems, Inc. • San Jose (CA)

On-site
USD 168,000 - 245,000
Senior Post-Silicon Validation Engineer — AI Accelerators
Senior Post-Silicon Validation Engineer — AI Accelerators

The Consensus • San Jose (CA)

On-site
USD 150,000 - 210,000
Relocation assistance
Daily meals in office
Medical, dental, and vision
Senior Post-Silicon Validation Engineer – Networking ASICs
Senior Post-Silicon Validation Engineer – Networking ASICs

Jobtailor • San Jose (CA)

On-site
USD 150,000 - 190,000
Senior ASIC Validation & Bring-Up Engineer
Senior ASIC Validation & Bring-Up Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 170,000 - 290,000
Senior ASIC Design Verification Engineer
Senior ASIC Design Verification Engineer

Meta • Menlo Park (CA)

On-site
USD 146,000 - 209,000
Post-Silicon Validation Engineer: Mixed-Signal & Automation
Post-Silicon Validation Engineer: Mixed-Signal & Automation

Unconventional AI • Palo Alto (CA)

On-site
USD 150,000 - 210,000
Health benefits
401(k) matching
Unlimited PTO
+1
Senior Silicon Validation Engineer - Hybrid, Remote Fridays
Senior Silicon Validation Engineer - Hybrid, Remote Fridays

Semtech • San Diego (CA)

Hybrid
USD 94,000 - 134,000
Hybrid work arrangement
Senior Mixed-Signal Validation Engineer — Pre-Silicon
Senior Mixed-Signal Validation Engineer — Pre-Silicon

Intel Corporation • Folsom (CA)

Hybrid
USD 122,000 - 173,000