Senior RTL-GDSII Product Engineer - PPA/PNR Leader

Cadence Design Systems

Austin (TX)

Hybride

USD 120 000 - 180 000

Plein temps

14 jours+

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

Cadence Design Systems in Austin, TX seeks a Product Engineer to drive development of advanced chip design software tools. You will collaborate with R&D, Application Engineering and product marketing to push next‑gen flows and features.

Responsibilities include providing P&R expertise, benchmarking PPA, evaluating feature impact, and liaising between customers, foundries and R&D. Strong scripting and timing/power analysis skills are essential.

Qualifications

  • Bachelor's or Master's in EE/CS or equivalent; Masters preferred.
  • 10+ years hands-on experience with industry standard P&R tools (7+ with Master).
  • Solid understanding of RTL-GDSII flow, PDK, and DK collaterals.
  • Strong scripting skills and ability to analyze timing and power.
  • Legal eligibility to work in the United States.

Responsabilités

  • Provide place-and-route expertise to Cadence customers and internal teams.
  • Benchmark PPA on customer and foundry test cases.
  • Evaluate impact of new features on PPA.
  • Serve as liaison for new features between customer/foundry and R&D.
  • Develop point solutions with scripting; perform data mining to identify optimizations.

Connaissances

Place-and-route expertise
Scripting skills
Timing and power analysis
PPA benchmarking
RTL-GDSII flow understanding

Formation

Bachelor's or Master’s in EE/CS

Outils

Place-and-route tools

Description du poste

Cadence Design Systems in Austin, TX seeks a Product Engineer to drive development of advanced chip design software tools. You will collaborate with R&D, Application Engineering and product marketing to push next‑gen flows and features.

Responsibilities include providing P&R expertise, benchmarking PPA, evaluating feature impact, and liaising between customers, foundries and R&D. Strong scripting and timing/power analysis skills are essential.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Sr. Principal Product Engineer, RTL-GDSII
Sr. Principal Product Engineer, RTL-GDSII

Cadence • Austin (TX)

Sur place
USD 120 000 - 170 000
Sr. Principal Product Engineer, RTL-GDSII
Sr. Principal Product Engineer, RTL-GDSII

Cadence Design Systems • Austin (TX)

Hybride
USD 120 000 - 180 000
Senior Principal P&R Engineer - PPA & Data
Senior Principal P&R Engineer - PPA & Data

Cadence Design Systems • Austin (TX)

Sur place
USD 130 000 - 170 000
Lead Apps Engineer, Physical Implementation (RTL-to-GDS)
Lead Apps Engineer, Physical Implementation (RTL-to-GDS)

Synopsys, Inc. • Austin (TX)

Sur place
USD 150 000 - 220 000
Health benefits
Wellness programs
Chip Lead & Physical Design Director — Drive SoC PPA
Chip Lead & Physical Design Director — Drive SoC PPA

Cadence Design Systems • Austin (TX)

Sur place
USD 180 000 - 240 000
Sr. Principal Product Engineer, RTL-GDSII
Sr. Principal Product Engineer, RTL-GDSII

Cadence Design Systems • Austin (TX)

Sur place
USD 130 000 - 170 000
Senior Chip Lead - Physical Design Architect
Senior Chip Lead - Physical Design Architect

Cadence Design Systems, Inc. • Austin (TX)

Sur place
USD 180 000 - 260 000
Senior Physical Design Engineer – RTL-to-GDS & PPA
Senior Physical Design Engineer – RTL-to-GDS & PPA

Intel Corporation • Hillsboro (OR)

Hybride
USD 142 000 - 269 000
Stock bonuses
Health and retirement programs
Competitive vacation
Senior ASIC Design & Timing Engineer
Senior ASIC Design & Timing Engineer

Cadence Design Systems, Inc. • San Jose (CA)

Sur place
USD 179 000 - 332 000
Chip-Design Infra Engineer for AI-Driven RTL-to-GDS
Chip-Design Infra Engineer for AI-Driven RTL-to-GDS

Ricursive Intelligence • Palo Alto (CA)

Sur place
USD 140 000 - 190 000