Chip-Design Infra Engineer for AI-Driven RTL-to-GDS

Ricursive Intelligence

Palo Alto (CA)

On-site

USD 140,000 - 190,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Ricrecursive Intelligence is seeking a Software Engineer to build and scale the RTL-to-GDSII flow infrastructure for chip design. You’ll work across the design stack to run complex designs at scale, improving execution, evaluation, and iteration.

Your work will directly impact PPA in production by enabling faster, more reliable design cycles. You will collaborate with domain experts to productize cutting-edge algorithms, automate design analysis, and support production-ready flows across

Qualifications

  • Bachelor’s degree in CS, EE, or related field.
  • Strong programming skills in Python, C++, Java or similar.
  • Working understanding of digital chip design flow from RTL to GDS/physical design.
  • Experience integrating or orchestrating EDA tools within engineering workflows.

Responsibilities

  • Develop and scale infrastructure behind the end-to-end RTL-to-GDSII flow for scalable design.
  • Collaborate with in-house experts to productize cutting-edge algorithms in production flow.
  • Build infrastructure to run multi-stage design flows reliably across EDA tools.
  • Analyze design metrics like timing violations and routing issues to improve PPA.
  • Deploy AI-driven methods to automate design analysis and iteration across the flow.

Skills

Python
C++
Java
AI tooling

Education

Bachelor’s degree in Computer Science, Electrical Engineering, or related technical field
Master’s or PhD in Computer Science, Electrical Engineering, or related technical field

Tools

EDA tools
RTL-to-GDS flow tooling

Job description

Ricrecursive Intelligence is seeking a Software Engineer to build and scale the RTL-to-GDSII flow infrastructure for chip design. You’ll work across the design stack to run complex designs at scale, improving execution, evaluation, and iteration.

Your work will directly impact PPA in production by enabling faster, more reliable design cycles. You will collaborate with domain experts to productize cutting-edge algorithms, automate design analysis, and support production-ready flows across

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

AI-Driven Chip Design Infrastructure Engineer
AI-Driven Chip Design Infrastructure Engineer

Ricursive • Palo Alto (CA)

On-site
USD 190,000 - 235,000
Senior Chip Design Architect: AI-Driven Physical Flow
Senior Chip Design Architect: AI-Driven Physical Flow

Ricursive • Palo Alto (CA)

On-site
USD 200,000 - 300,000
Software Engineer, Chip Design
Software Engineer, Chip Design

Ricursive Intelligence • Palo Alto (CA)

On-site
USD 140,000 - 190,000
Software Engineer, Chip Design
Software Engineer, Chip Design

Ricursive • Palo Alto (CA)

On-site
USD 190,000 - 235,000
Chip Design Engineer
Chip Design Engineer

Ricursive • Palo Alto (CA)

On-site
USD 200,000 - 300,000
Senior Physical Design Flow Architect for AI Inference Chips
Senior Physical Design Flow Architect for AI Inference Chips

The Consensus • San Jose (CA)

On-site
USD 170,000 - 250,000
Housing subsidy
Relocation support
Daily lunch in office
+2
Physical Design Architect: RTL-to-GDSII Automation
Physical Design Architect: RTL-to-GDSII Automation

Etched • San Jose (CA)

On-site
USD 170,000 - 230,000
Medical/dental/vision package
Housing subsidy
Relocation support
+3
RTL & PD Design Engineer for AI ASICs
RTL & PD Design Engineer for AI ASICs

Normal Computing • New York (NY)

On-site
USD 130,000 - 180,000
Senior Physical Design Engineer - Frontier AI Chips
Senior Physical Design Engineer - Frontier AI Chips

The Consensus • San Jose (CA)

On-site
USD 180,000 - 240,000
Medical, dental, and vision packages
$500 per month credit for waiving med
Housing subsidy $2000 per month near a
+4
RTL & Design Verification Engineer for AI Chips
RTL & Design Verification Engineer for AI Chips

Ricursive Intelligence • Palo Alto (CA)

On-site
USD 100,000 - 150,000