Senior Principal P&R Engineer - PPA & Data

Cadence Design Systems

Austin (TX)

On-site

USD 130,000 - 170,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cadence Design Systems in Austin is seeking a Sr. Principal Product Engineer to drive the development of advanced chip design software tools. The role involves providing expertise in place-and-route, evaluating features on PPA, and liaising between customers and internal teams. Candidates should have a Bachelor or Master’s degree in EE/CS, with at least 10 years of relevant experience. Cadence is recognized as one of the 100 Best Companies to Work For, and values equal employment opportunity.

Qualifications

  • Minimum of 10 years of hands-on experience with any industry standard place-and-route tools (7 years with Master Degree).
  • A good understanding of the RTL-GDSII flow.
  • Firm understanding of Timing and power analysis.

Responsibilities

  • Provide place-and-route expertise to both Cadence customers and internal development teams.
  • Evaluate impact of new features on PPA.
  • Be a liaison for new features between customer/foundry and R&D development teams.

Skills

Place-and-route expertise
Scripting skills
PPA benchmarking
Data mining and analysis

Education

Bachelor or Master’s degree in EE/CS

Tools

Industry standard place-and-route tools

Job description

Cadence Design Systems in Austin is seeking a Sr. Principal Product Engineer to drive the development of advanced chip design software tools. The role involves providing expertise in place-and-route, evaluating features on PPA, and liaising between customers and internal teams. Candidates should have a Bachelor or Master’s degree in EE/CS, with at least 10 years of relevant experience. Cadence is recognized as one of the 100 Best Companies to Work For, and values equal employment opportunity.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior RTL-GDSII Product Engineer - PPA/PNR Leader
Senior RTL-GDSII Product Engineer - PPA/PNR Leader

Cadence Design Systems • Austin (TX)

Hybrid
USD 120,000 - 180,000
Sr. Principal Product Engineer, RTL-GDSII
Sr. Principal Product Engineer, RTL-GDSII

Cadence Design Systems • Austin (TX)

Hybrid
USD 120,000 - 180,000
Sr. Principal Product Engineer, RTL-GDSII
Sr. Principal Product Engineer, RTL-GDSII

Cadence Design Systems • Austin (TX)

On-site
USD 130,000 - 170,000
Sr. Principal Product Engineer, RTL-GDSII
Sr. Principal Product Engineer, RTL-GDSII

Cadence • Austin (TX)

On-site
USD 120,000 - 170,000
Senior ASIC Place-and-Route Product Engineer
Senior ASIC Place-and-Route Product Engineer

Cadence Design Systems • San Jose (CA)

Hybrid
USD 179,000 - 332,000
Bonus & Equity
Medical / Dental / Vision
Paid time off
Senior Physical Design Engineer - PPA, CAD & Scripting
Senior Physical Design Engineer - PPA, CAD & Scripting

TSMC - Taiwan Semiconductor Manufacturing Company Limited • California (MO)

Hybrid
USD 108,000 - 167,500
Comprehensive benefits
Extensive development opportunities
Market competitive pay
Senior Principal Software Engineer - High-Perf C++ in EDA
Senior Principal Software Engineer - High-Perf C++ in EDA

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 161,000 - 299,000
Chip Lead & Physical Design Director — Drive SoC PPA
Chip Lead & Physical Design Director — Drive SoC PPA

Cadence Design Systems • Austin (TX)

On-site
USD 180,000 - 240,000
Lead EDA Architect for Chiplet & 3DHI Platforms
Lead EDA Architect for Chiplet & 3DHI Platforms

The University of Texas at Austin • Austin (TX)

Hybrid
USD 120,000 - 190,000
Chip Design Tools Architect — Product Engineer (Equity)
Chip Design Tools Architect — Product Engineer (Equity)

Cadence • San Jose (CA)

On-site
USD 179,000 - 332,000