Senior RTL Design Engineer – AI Inference ASIC (Onsite)

Acceler8 Talent

San Francisco (CA)

On-site

USD 250,000 - 400,000

Full time

46 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Equity participation
Onsite work in South Bay

Job summary

Acceler8 Talent is seeking a senior engineer to own RTL implementation for a purpose-built inference ASIC. You will work directly with founders and a small founding team in a high-ownership role across design, verification, and physical implementation.

The ideal candidate has demonstrable RTL ownership, experience solving complex microarchitectural problems, and a passion for hands-on engineering in an early-stage environment in the South Bay.

Qualifications

  • Demonstrated ownership of RTL implementation for a digital ASIC/SoC.
  • Proven ability to solve complex logic or microarchitecture problems.
  • Experience coordinating with verification and implementation teams to resolve design issues.
  • Ability to articulate technical decisions and tradeoffs clearly.

Responsibilities

  • Implementing and debugging RTL for a purpose-built inference ASIC.
  • Owning a defined part of the chip from design through implementation and debugging.
  • Solving difficult logic and microarchitecture problems.
  • Working closely with verification engineers to ensure correctness and resolve design issues.
  • Collaborating with physical implementation teams to address design constraints.
  • Collaborating directly with founders and senior engineers to iterate and deliver.

Skills

RTL ownership
ASIC/SoC design
RTL debugging
Cross-functional collaboration

Tools

Verilog/VHDL

Job description

Acceler8 Talent is seeking a senior engineer to own RTL implementation for a purpose-built inference ASIC. You will work directly with founders and a small founding team in a high-ownership role across design, verification, and physical implementation.

The ideal candidate has demonstrable RTL ownership, experience solving complex microarchitectural problems, and a passion for hands-on engineering in an early-stage environment in the South Bay.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff/Principal RTL Design Engineer for AI Inference ASIC
Staff/Principal RTL Design Engineer for AI Inference ASIC

Acceler8 Talent • San Francisco (CA)

On-site
USD 180,000 - 240,000
Senior RTL Engineer for AI Accelerators – Lead Design
Senior RTL Engineer for AI Accelerators – Lead Design

Oho Group • San Francisco (CA)

On-site
USD 270,000 - 360,000
Senior RTL Design Lead – AI Accelerator Data Movement
Senior RTL Design Lead – AI Accelerator Data Movement

Acceler8 Talent • San Francisco (CA)

Hybrid
USD 180,000 - 300,000
RTL Design Engineer
RTL Design Engineer

Acceler8 Talent • San Francisco (CA)

On-site
USD 180,000 - 240,000
Member of Technical Staff - RTL Design
Member of Technical Staff - RTL Design

Acceler8 Talent • San Francisco (CA)

Hybrid
USD 180,000 - 300,000
Senior RTL Design Architect for AI ASICs
Senior RTL Design Architect for AI ASICs

Anysilicon • Sunnyvale (CA)

Hybrid
USD 210,000 - 320,000
Senior ASIC Design Lead for AI Inference Chips
Senior ASIC Design Lead for AI Inference Chips

Positron Corporation • United States

Remote
USD 225,000 - 350,000
ASIC RTL Design Engineer for AI Inference SoCs
ASIC RTL Design Engineer for AI Inference SoCs

Positron Corporation • United States

Remote
USD 150,000 - 200,000
AI Inference RTL Engineer – High-Performance ASICs
AI Inference RTL Engineer – High-Performance ASICs

Etched • San Jose (CA)

On-site
USD 150,000 - 275,000
Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2000 per month
+2
Senior ASIC Design Engineer — AI Inference Hardware
Senior ASIC Design Engineer — AI Inference Hardware

Tensordyne • Sunnyvale (CA)

On-site
USD 180,000 - 260,000
Meals
Snacks & drinks
Unlimited PTO
+1