Senior Principal DFT & Test Architect (Hybrid)

Ampere Computing LLC

Santa Clara (CA)

Hybrid

USD 237,000 - 356,000

Full time

34 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Premium medical insurance
Dental insurance
Vision insurance
401K retirement plan
Unlimited Flextime

Job summary

Ampere Computing LLC is seeking a Senior Principal Design for Test Engineer to design, implement and verify DFT features across server-class processors. You will collaborate with global teams to deliver robust test solutions, ATE patterns, and post-silicon debug.

The ideal candidate has deep MBIST/EDT experience, proficiency in Verilog HDL, and strong scripting skills with Perl/Tcl. Hybrid work in Santa Clara, CA is available.

Qualifications

  • Bachelor's or higher in Electrical or Computer Engineering or related field.
  • 12+ years of related experience or 8+ with Master’s or 5+ with PhD is expected.
  • Expertise in boundary scan, ATPG, MBIST, JTAG/IJTAG and DFT.
  • Experience with Verilog HDL, RTL/gate-level debugging and waveforms.
  • Experience with industry standard simulation tools and scripting languages.

Responsibilities

  • Design, implement and verify Boundary Scan, ATPG, MBIST, IO BIST and JTAG/IJTAG DFT features.
  • Generate ATE patterns and support post-silicon bring-up and debug.
  • Collaborate with test engineering and design teams to optimize coverage and test time.

Skills

Boundary Scan
ATPG
MBIST
JTAG/IJTAG
Verilog HDL
EDA tools
Perl/Tcl scripting
Scan DRC

Education

Electrical or Computer Engineering degree

Tools

Siemens Tessent Shell
Synopsys SMS/SHS
Mentor Graphics
Cadence
GIT
Perforce

Job description

Ampere Computing LLC is seeking a Senior Principal Design for Test Engineer to design, implement and verify DFT features across server-class processors. You will collaborate with global teams to deliver robust test solutions, ATE patterns, and post-silicon debug.

The ideal candidate has deep MBIST/EDT experience, proficiency in Verilog HDL, and strong scripting skills with Perl/Tcl. Hybrid work in Santa Clara, CA is available.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Principal DFT & Test Engineer (MBIST, ATPG, JTAG)
Senior Principal DFT & Test Engineer (MBIST, ATPG, JTAG)

Ampere • Santa Clara (CA)

On-site
USD 237,000 - 356,000
Health insurance
Dental insurance
Vision insurance
+3
Principal Design-for-Test (DFT) Engineer
Principal Design-for-Test (DFT) Engineer

Celero Communications, Inc. • United States

Remote
USD 150,000 - 210,000
Principal Design-for-Test (DFT) Engineer
Principal Design-for-Test (DFT) Engineer

Celero Communications, Inc. • Irvine (CA)

On-site
USD 200,000 - 240,000
Senior CPU Core DFT Engineer - ATPG/DFT Lead
Senior CPU Core DFT Engineer - ATPG/DFT Lead

AMD • Santa Clara (CA)

On-site
USD 140,000 - 190,000
DFT Architect — SoC/FPGA Test & Yield Optimizer
DFT Architect — SoC/FPGA Test & Yield Optimizer

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
Senior CPU Core DFT Engineer
Senior CPU Core DFT Engineer

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 140,000 - 190,000
ASIC DFT Engineer
ASIC DFT Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 120,000 - 150,000
Senior ASIC DFT & DV Engineer - Hybrid (San Jose/Austin)
Senior ASIC DFT & DV Engineer - Hybrid (San Jose/Austin)

020 Cisco Systems, Inc. • San Jose (CA)

Hybrid
USD 168,000 - 245,000
Senior ASIC DFT & DV Engineer (Hybrid)
Senior ASIC DFT & DV Engineer (Hybrid)

Cisco Systems, Inc • San Jose (CA)

Hybrid
USD 168,000 - 245,000
Senior Principal DFT Architect – SoC Test & Verification
Senior Principal DFT Architect – SoC Test & Verification

Cadence Design Systems • Austin (TX)

On-site
USD 196,000 - 364,000
Paid vacation
401(k) plan
Employee stock purchase plan
+2