Senior Principal DFT Architect & Tape-out Lead

SiMa.ai

San Jose (CA)

On-site

USD 231,000 - 358,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

SiMa.ai in San Jose, CA, is seeking a Sr. Principal-level DFT leader to own the architecture and strategy for Design for Test across next-gen SoCs. You will define the approach, then hands-on execute through tape-out and pattern bring-up with the DFT team.

Leading DFT architecture, collaborating with RTL, verification, and physical design, you will drive end-to-end DFT implementation on automotive/robotics ICs, mentoring teams, and delivering robust test solutions.

Qualifications

  • Experience with end-to-end DFT from architecture to tape-out.
  • Ability to lead DFT architecture development for multiple ICs in advanced finFET tech.
  • Proficiency with HDL (Verilog/SystemVerilog) and DFT tools.

Responsibilities

  • Technical leadership across various DFT endeavors at SiMa.ai.
  • DFT architecture and methodology development for latest industrial, robotic, and automotive ICs.
  • Responsible for the execution of above DFT architecture/methodology in future SiMa SoC(s).
  • Work closely with other members of DFT team to enable their success.
  • Work across all H/W functions (RTL design, verification, and physical design) towards the successful implementation of above DFT strategies.

Skills

DFT knowledge
End-to-end DFT execution
Verilog
SystemVerilog

Education

BSEE with 18+ years of experience
MSEE/PhD with 16+ years of experience

Tools

Synopsys SMS/Testmax
Mentor Tessent
VCS
Verdi
Fusion Compiler
PrimeTime
PrimePower
RedHawk
StarRC

Job description

SiMa.ai in San Jose, CA, is seeking a Sr. Principal-level DFT leader to own the architecture and strategy for Design for Test across next-gen SoCs. You will define the approach, then hands-on execute through tape-out and pattern bring-up with the DFT team.

Leading DFT architecture, collaborating with RTL, verification, and physical design, you will drive end-to-end DFT implementation on automotive/robotics ICs, mentoring teams, and delivering robust test solutions.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior DFT Architect for SoCs - Tapeout to Production
Senior DFT Architect for SoCs - Tapeout to Production

Synopsys Inc • Austin (TX)

On-site
USD 180,000 - 240,000
Lead DFT Architect for SoCs | Tapeout Expert
Lead DFT Architect for SoCs | Tapeout Expert

Synopsys, Inc. • Austin (TX)

Hybrid
USD 180,000 - 240,000
Senior DFT Architect: Test Strategy & Bring-Up
Senior DFT Architect: Test Strategy & Bring-Up

TYLsemi • United States

Remote
USD 150,000 - 210,000
Principal DFT Engineer
Principal DFT Engineer

LanceSoft, Inc. • San Jose (CA)

On-site
USD 180,000 - 260,000
RSUs
Bonus
Senior DFT Architect for SoC & Chiplet IP
Senior DFT Architect for SoC & Chiplet IP

TYLsemi • San Jose (CA)

On-site
USD 238,000 - 286,000
Sr. Principal DFT Engineer (AI2533)
Sr. Principal DFT Engineer (AI2533)

SiMa.ai • San Jose (CA)

On-site
USD 231,000 - 358,000
Senior DFT Engineer - SoC/ASIC Test Architect
Senior DFT Engineer - SoC/ASIC Test Architect

MetAntz • Sunnyvale (CA)

Hybrid
USD 140,000 - 190,000
Senior Principal DFT Architect – SoC Test & Verification
Senior Principal DFT Architect – SoC Test & Verification

Cadence Design Systems • Austin (TX)

On-site
USD 196,000 - 364,000
Paid vacation
401(k) plan
Employee stock purchase plan
+2
DFT Architect
DFT Architect

TYLsemi • United States

Remote
USD 150,000 - 210,000
Senior Staff DFT & Silicon Verification Architect
Senior Staff DFT & Silicon Verification Architect

AMD • San Jose (CA)

Hybrid
USD 180,000 - 240,000
AMD Benefits at a glance