Senior Post-Silicon Validation Architect (UCIe)

Synopsys Inc

Hillsboro (OR)

On-site

USD 120,000 - 180,000

Full time

5 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Synopsys Inc. is seeking a skilled post-silicon validation engineer to own UCIe die-to-die interface IP validation, create lab automation software, and lead complex debugging across design, packaging, and protocol layers.

You will also support customer bring-up and develop characterization methods for challenging die-to-die links, while mentoring peers. The role emphasizes strong software engineering, multi-language development, and hands-on lab work in a cutting-edge environment focused on AI

Qualifications

  • BS or MS in Electrical/Computer Engineering with relevant experience.
  • Experience in post-silicon validation, characterization, and debugging of high-speed interfaces.
  • Strong software engineering practices and multi-language development (Python/C/C++).

Responsibilities

  • Own post-silicon validation and characterization strategy for UCIe die-to-die interface IP.
  • Architect and develop lab automation software spanning Python, C, and C++.
  • Lead complex debug efforts spanning design, packaging, and protocol layers.
  • Support customer silicon bring-up and debugging in lab environments.
  • Develop characterization methods for die-to-die links with limited access.
  • Design UIs and data tools for customer evaluations and internal reporting.
  • Mentor teammates and establish measurement methodologies.

Skills

Python
C++
C
Lab automation
UI development
Debugging
Signal integrity
UCIe
Data analysis
Software design

Education

Bachelor's degree in Electrical or Computer Engineering

Tools

GitLab
Jira
Confluence

Job description

Synopsys Inc. is seeking a skilled post-silicon validation engineer to own UCIe die-to-die interface IP validation, create lab automation software, and lead complex debugging across design, packaging, and protocol layers.

You will also support customer bring-up and develop characterization methods for challenging die-to-die links, while mentoring peers. The role emphasizes strong software engineering, multi-language development, and hands-on lab work in a cutting-edge environment focused on AI

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Post-Silicon Validation Architect for UCIe
Senior Post-Silicon Validation Architect for UCIe

Synopsys Inc • Hillsboro (OR)

On-site
USD 170,000 - 230,000
Post-Silicon Validation Lead, UCIe Die-to-Die
Post-Silicon Validation Lead, UCIe Die-to-Die

Synopsys, Inc. • Hillsboro (OR)

On-site
USD 180,000 - 240,000
Senior UCIe Post-Silicon Validation Lead
Senior UCIe Post-Silicon Validation Lead

Synopsys, Inc. • Hillsboro (OR)

On-site
USD 140,000 - 190,000
Senior UCIe Post-Silicon Validation Lead
Senior UCIe Post-Silicon Validation Lead

Synopsys Inc • Hillsboro (OR)

On-site
USD 180,000 - 280,000
Senior Post-Silicon Validation Lead (UCIe/D2D)
Senior Post-Silicon Validation Lead (UCIe/D2D)

Synopsys Inc • Hillsboro (OR)

On-site
USD 140,000 - 210,000
Health benefits
Total rewards program
Senior UCIe IP Integration Architect
Senior UCIe IP Integration Architect

Synopsys Inc • Sunnyvale (CA)

Hybrid
USD 140,000 - 190,000
Senior ASIC Validation Engineer – Post-Silicon Chiplet/UCIe
Senior ASIC Validation Engineer – Post-Silicon Chiplet/UCIe

Eridu • San Francisco (CA)

On-site
USD 140,000 - 230,000
Post-Silicon Validation, Sr Staff Engineer
Post-Silicon Validation, Sr Staff Engineer

Synopsys Inc • Hillsboro (OR)

On-site
USD 170,000 - 230,000
Post-Silicon Validation, Senior Staff Engineer
Post-Silicon Validation, Senior Staff Engineer

Synopsys Inc • Hillsboro (OR)

On-site
USD 120,000 - 180,000
UCIe Applications Architect — SoC/IP Integration Lead
UCIe Applications Architect — SoC/IP Integration Lead

Synopsys Inc • Sunnyvale (CA)

On-site
USD 200,000 - 320,000