Senior Post-Silicon Validation Architect for UCIe

Synopsys Inc

Hillsboro (OR)

On-site

USD 170,000 - 230,000

Full time

5 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Synopsys Inc in Hillsboro, Oregon seeks an experienced post-silicon validation engineer for UCIe die-to-die interface IP. You will own test plans, silicon sign-off, and drive lab automation across Python, C, and C++.

You will lead complex debug spanning circuit design, package channels, and training firmware, mentor engineers, and deliver credible silicon data for customer demonstrations. The team emphasizes collaboration, rapid debugging, and strong software practices to ensure reliable IP for

Qualifications

  • Bachelor's degree in Electrical Engineering or related field with substantial post-silicon validation experience.
  • Hands-on validation, characterization, and debugging of high-speed interfaces; experience with UCIe or die-to-die is preferred.
  • Strong software skills across Python, C, and C++, with good software engineering practices.

Responsibilities

  • Own post-silicon electrical validation and characterization strategy for UCIe IP from test plan through silicon sign-off.
  • Develop software solutions for lab automation, result processing, and silicon debugging in Python, C, and C++.
  • Lead complex debug spanning circuit design, package interposer channels, and protocol interactions; drive root cause analysis.
  • Support customer bring-up and debugging in lab environments; communicate findings to engineering teams.
  • Develop characterization methodologies for die-to-die links using on-die instrumentation and standard lab equipment.
  • Design UIs and data presentation tools for customer evaluations and internal reporting.
  • Review work of teammates and mentor junior engineers; establish measurement and correlation standards.

Skills

Electrical Engineering
Post-silicon validation
Python
C++
Debugging
Lab automation
Communication

Education

Bachelor's in Electrical Engineering
Master's in Electrical Engineering

Tools

GitLab
Jira
Confluence
Oscilloscopes

Job description

Synopsys Inc in Hillsboro, Oregon seeks an experienced post-silicon validation engineer for UCIe die-to-die interface IP. You will own test plans, silicon sign-off, and drive lab automation across Python, C, and C++.

You will lead complex debug spanning circuit design, package channels, and training firmware, mentor engineers, and deliver credible silicon data for customer demonstrations. The team emphasizes collaboration, rapid debugging, and strong software practices to ensure reliable IP for

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior UCIe Post-Silicon Validation Lead
Senior UCIe Post-Silicon Validation Lead

Synopsys, Inc. • Hillsboro (OR)

On-site
USD 140,000 - 190,000
Senior Post-Silicon Validation Architect (UCIe)
Senior Post-Silicon Validation Architect (UCIe)

Synopsys Inc • Hillsboro (OR)

On-site
USD 120,000 - 180,000
Senior Post-Silicon Validation Lead (UCIe/D2D)
Senior Post-Silicon Validation Lead (UCIe/D2D)

Synopsys Inc • Hillsboro (OR)

On-site
USD 140,000 - 210,000
Health benefits
Total rewards program
Post-Silicon Validation Lead, UCIe Die-to-Die
Post-Silicon Validation Lead, UCIe Die-to-Die

Synopsys, Inc. • Hillsboro (OR)

On-site
USD 180,000 - 240,000
Senior UCIe Post-Silicon Validation Lead
Senior UCIe Post-Silicon Validation Lead

Synopsys Inc • Hillsboro (OR)

On-site
USD 180,000 - 280,000
Senior UCIe IP Integration Engineer
Senior UCIe IP Integration Engineer

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 130,000 - 190,000
Senior UCIe IP Integration Architect
Senior UCIe IP Integration Architect

Synopsys Inc • Sunnyvale (CA)

Hybrid
USD 140,000 - 190,000
Senior ASIC Validation Engineer – Post-Silicon Chiplet/UCIe
Senior ASIC Validation Engineer – Post-Silicon Chiplet/UCIe

Eridu • San Francisco (CA)

On-site
USD 140,000 - 230,000
UCIe Applications Architect — SoC/IP Integration Lead
UCIe Applications Architect — SoC/IP Integration Lead

Synopsys Inc • Sunnyvale (CA)

On-site
USD 200,000 - 320,000
Post-Silicon Validation, Senior Staff Engineer
Post-Silicon Validation, Senior Staff Engineer

Synopsys Inc • Hillsboro (OR)

On-site
USD 120,000 - 180,000