Senior Physical Design Lead, TPU ASIC — AI Silicon Innovation

Google

Sunnyvale (CA)

On-site

USD 192,000 - 278,000

Full time

34 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Equity
Bonus target

Job summary

Google LLC in Sunnyvale, CA, is hiring a senior physical design lead focused on TPUs and AI‑ML silicon. You will drive the full cycle from RTL to GDSII for high-performance subchips, balancing power, performance, and area while coordinating with RTL, DFT, and packaging teams to meet aggressive milestones.

The role requires a strong background in physical design leadership, systems-level thinking, and proven ability to manage complex projects with external vendors.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field or equivalent practical experience.
  • 10 years of experience in physical design, leading full-chip or sub-chip implementation, floorplanning, place and route, timing closure for high-speed ASICs.
  • Experience in Python, Tcl, or Perl scripting.

Responsibilities

  • Lead physical design implementation and strategy for high-performance silicon for critical subchips.
  • Manage full design cycle from RTL to GDSII with sign-off closures for timing, electrical performance, and power integrity.
  • Collaborate with RTL, DFT, methodology, and packaging teams to optimize power, performance, and area (PPA).
  • Work with external EDA and IP vendors to improve flows and ensure efficient execution.
  • Drive execution schedules, resource planning, and risk mitigation across your area of ownership.

Skills

Physical design
Full-chip implementation
RTL to GDSII
Python scripting

Education

Bachelor's degree

Tools

Cadence Innovus
Synopsys DP
Mentor Calibre
StarRC

Job description

Google LLC in Sunnyvale, CA, is hiring a senior physical design lead focused on TPUs and AI‑ML silicon. You will drive the full cycle from RTL to GDSII for high-performance subchips, balancing power, performance, and area while coordinating with RTL, DFT, and packaging teams to meet aggressive milestones.

The role requires a strong background in physical design leadership, systems-level thinking, and proven ability to manage complex projects with external vendors.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Physical Design Lead for AI ASICs (TPU)
Senior Physical Design Lead for AI ASICs (TPU)

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior ASIC PD Engineer for TPU AI Hardware & PPA
Senior ASIC PD Engineer for TPU AI Hardware & PPA

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Bonus target
Equity
Benefits
TPU Physical Design Lead for AI Accelerators
TPU Physical Design Lead for AI Accelerators

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
TPU ASIC Design Engineer – Microarchitecture & Power
TPU ASIC Design Engineer – Microarchitecture & Power

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity
Benefits
Bonus potential
AI/ML Compute RTL Design Manager
AI/ML Compute RTL Design Manager

Google LLC • Sunnyvale (CA)

On-site
USD 256,000 - 278,000
Equity
Bonus target (20%)
Benefits package
3D Physical Design Engineer for AI/TPU Hardware
3D Physical Design Engineer for AI/TPU Hardware

Google LLC • Sunnyvale (CA)

On-site
USD 117,000 - 197,000
TPU RTL Design Engineer for AI/SoC Accelerators
TPU RTL Design Engineer for AI/SoC Accelerators

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
TPU RTL Design Engineer - AI Accelerator Hardware
TPU RTL Design Engineer - AI Accelerator Hardware

Google LLC • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Physical Design Technical Lead, ASIC, TPU
Physical Design Technical Lead, ASIC, TPU

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior ASIC Physical Design Engineer
Senior ASIC Physical Design Engineer

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Bonus target
Equity
Benefits