Senior Packaging SI/PI Engineer — SerDes & High‑Speed I/O

Qualcomm

San Diego (CA)

On-site

USD 202,000 - 302,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. is seeking a senior-level engineer to advance signal and power integrity tasks within a collaborative engineering environment.

You will extract electrical models, run high-speed SerDes simulations, and report results to cross-functional teams across board, package, and IC design groups. The role emphasizes IO analysis, power distribution assessment, and package extraction to guide design decisions for server-grade platforms.

Qualifications

  • Bachelor’s degree in Electrical/related field with 8+ years of System/Package Design/Technology Engineering experience.
  • Master’s degree in Electrical/related field with 7+ years of experience in System/Package Design/Technology Engineering.
  • PhD in Electrical/related field with 6+ years of experience in System/Package Design/Technology Engineering.

Responsibilities

  • Perform IO analysis using established methodologies, including model extraction, simulation, and reporting.
  • Analyze IO power distribution for product development and reference systems using established methodologies.
  • Perform package extraction for time- and frequency-domain analysis and provide package design guidelines.
  • Document results clearly and thoroughly.

Skills

Electromagnetics
Transmission line theory
C/C++ programming
Python scripting
Matlab automation

Education

Bachelor's degree in Electrical/related field
Master's degree in Electrical/related field
PhD in Electrical/related field

Tools

HFSS
Q3D
Sentinel-PSI
Clarity
ADS
HSPICE
IBIS-AMI models

Job description

Qualcomm Technologies, Inc. is seeking a senior-level engineer to advance signal and power integrity tasks within a collaborative engineering environment.

You will extract electrical models, run high-speed SerDes simulations, and report results to cross-functional teams across board, package, and IC design groups. The role emphasizes IO analysis, power distribution assessment, and package extraction to guide design decisions for server-grade platforms.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Packaging SIPI Engineer — High‑Speed SerDes & SI/PI
Senior Packaging SIPI Engineer — High‑Speed SerDes & SI/PI

Qualcomm • San Diego (CA)

On-site
USD 202,000 - 302,000
Senior Packaging SI/PI Engineer for High-Speed SerDes
Senior Packaging SI/PI Engineer for High-Speed SerDes

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 210,000 - 315,000
Senior SIPI Engineer: DDR/SerDes Package Expert
Senior SIPI Engineer: DDR/SerDes Package Expert

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 134,000 - 201,000
Senior SIPI Engineer: Signal & Power Integrity
Senior SIPI Engineer: Signal & Power Integrity

Qualcomm • San Diego (CA)

On-site
USD 134,000 - 201,000
Discretionary bonus program
RSU grants
Senior Packaging SIPI Engineer & System Lead
Senior Packaging SIPI Engineer & System Lead

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 180,400 - 270,600
Packaging SIPI Engineer, Sr. Staff
Packaging SIPI Engineer, Sr. Staff

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 180,400 - 270,600
Senior SI Engineer – SerDes & Packaging (Hybrid, Equity)
Senior SI Engineer – SerDes & Packaging (Hybrid, Equity)

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits
Packaging SIPI Engineer, Principal Engineer
Packaging SIPI Engineer, Principal Engineer

Qualcomm • San Diego (CA)

On-site
USD 202,000 - 302,000
Packaging SIPI Engineer, Principal Engineer San Diego, California, United States of America Packaging Engineering
Packaging SIPI Engineer, Principal Engineer San Diego, California, United States of America Packaging Engineering

Qualcomm • San Diego (CA)

On-site
USD 202,000 - 302,000
Lead IC Packaging & SiP Design Engineer
Lead IC Packaging & SiP Design Engineer

Qualcomm Incorporated • San Diego (CA)

On-site
USD 160,000 - 240,000