Senior IC Packaging Architect — Hybrid

Advanced Micro Devices

San Jose (CA)

Hybrid

USD 120,000 - 160,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Advanced Micro Devices in San Jose, California is seeking an advanced packaging technology leader responsible for driving packaging architecture across products. The role requires collaboration with product design and technology development partners to establish a packaging roadmap, leading initiatives from concept to qualification.

The ideal candidate will have a proven track record in semiconductor technology development, excellent communication skills, and a strong educational background in relevant fields. The position emphasizes collaboration across teams and developing yield improvement strategies for innovative packaging solutions.

Qualifications

  • Proven track record of driving technology development in the semiconductor field.
  • Leadership experience in architecture definition and yield improvement.
  • Ability to share complex signals with technology partners.

Responsibilities

  • Work with product architects to define package architectures.
  • Lead new package technology development initiatives.
  • Drive test vehicle design and establish design rules.
  • Establish yield roadmap and implement data analytic tools.

Skills

Leadership experience
Excellent oral and written communication skills
Knowledge in material science
Experience in yield improvement
Cross-functional team collaboration

Education

BS/MS/PhD in Material Science, Mechanical Engineering, Computer Science, Applied Mathematics, Electrical Engineering or equivalent

Job description

Advanced Micro Devices in San Jose, California is seeking an advanced packaging technology leader responsible for driving packaging architecture across products. The role requires collaboration with product design and technology development partners to establish a packaging roadmap, leading initiatives from concept to qualification.

The ideal candidate will have a proven track record in semiconductor technology development, excellent communication skills, and a strong educational background in relevant fields. The position emphasizes collaboration across teams and developing yield improvement strategies for innovative packaging solutions.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

IC Packaging Architect & Technology Lead
IC Packaging Architect & Technology Lead

Advanced Micro Devices, Inc • Austin (TX)

On-site
USD 120,000 - 160,000
Senior IC Packaging Architect & Tech Lead
Senior IC Packaging Architect & Tech Lead

Socket.dev • San Jose (CA)

Hybrid
USD 180,000 - 240,000
IC Packaging Architect: Lead Next-Gen Architecture & Yield
IC Packaging Architect: Lead Next-Gen Architecture & Yield

Advanced Micro Devices • Austin (TX)

Hybrid
USD 150,000 - 190,000
AMD benefits
Senior Packaging Substrate Engineer | Hybrid
Senior Packaging Substrate Engineer | Hybrid

Advanced Micro Devices • Austin (TX)

Hybrid
USD 150,000 - 190,000
Lead IC Packaging Architect
Lead IC Packaging Architect

AMD • Austin (TX)

On-site
USD 180,000 - 240,000
Principal Mechanical Engineer, Advanced Packaging Leader
Principal Mechanical Engineer, Advanced Packaging Leader

Advanced Micro Devices • San Jose (CA)

On-site
USD 160,000 - 220,000
Senior IC Packaging Architect & Integration Lead
Senior IC Packaging Architect & Integration Lead

Apple Inc. • San Francisco (CA)

On-site
USD 184,700 - 324,800
Employee stock programs
Medical and dental coverage
Relocation assistance
+1
Principal Advanced Packaging Engineer (Hybrid)
Principal Advanced Packaging Engineer (Hybrid)

Renesas Electronics • San Jose (CA)

Hybrid
USD 200,000 - 240,000
Bonus opportunities
Competitive benefits
Staff IC Packaging Engineer - Advanced Packages & Power
Staff IC Packaging Engineer - Advanced Packages & Power

Analog Devices, Inc. • San Jose (CA)

On-site
USD 130,000 - 189,000
Medical coverage
401k plan
Paid vacation
+1
Head of IC Package Design & Advanced Integration
Head of IC Package Design & Advanced Integration

Astera Labs • San Jose (CA)

On-site
USD 230,000 - 265,000