Senior FPGA Verification Architect

Anduril Industries

Goleta (CA)

On-site

USD 191,000 - 253,000

Full time

3 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Competitive equity grants
Top-tier benefits

Job summary

Anduril Industries in Goleta, CA, is seeking a Senior FPGA Verification Engineer to design and mature new product lines. You'll work with a cross-functional team to define, develop, and test FPGA/ASIC verification flows from RTL blocks to prototypes.

The role combines hardware and software skills in a high-assurance environment, with opportunities for leadership and impact on national security missions.

Qualifications

  • Bachelor's in Electrical Engineering, Computer Engineering, or a related technical field.
  • 8+ years of HDL firmware experience for FPGA devices.
  • Proven RTL design and simulation using VHDL and/or Verilog in a professional FPGA/ASIC environment.
  • Proven verification testbenches for RTL blocks using VHDL and/or SystemVerilog.
  • Experience with chip-level verification methodologies including constrained‑random testing, functional coverage, and assertion‑based verification (SystemVerilog).
  • Experience using Git or Subversion to manage source code and collaborate across teams.
  • Eligible to obtain and maintain an active U.S. Secret security clearance

Responsibilities

  • Verification environment architecture and design using SystemVerilog/OVM/UVM.
  • Create written test plans, test cases, code coverage tracking, and functional coverage tracking.
  • Testbench development for RTL blocks using VHDL or SystemVerilog.
  • Recommend tools and practices to improve FPGA verification flow.
  • Contribute to engineering estimates for new program pursuits.
  • Provide technical leadership for project verification teams by planning activities and reporting status

Skills

HDL firmware development
RTL verification
SystemVerilog
VHDL
Verilog
Testbench development
Git/Subversion version control
Unix/Linux scripting

Education

Bachelor's in Electrical Engineering, Computer Engineering, or related field

Tools

QuestaSim
Synplify
Quartus
Vivado
Git
SVN
Unix/Linux

Job description

Anduril Industries in Goleta, CA, is seeking a Senior FPGA Verification Engineer to design and mature new product lines. You'll work with a cross-functional team to define, develop, and test FPGA/ASIC verification flows from RTL blocks to prototypes.

The role combines hardware and software skills in a high-assurance environment, with opportunities for leadership and impact on national security missions.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA Verification Lead
Senior FPGA Verification Lead

Visa Hunt • Goleta (CA)

On-site
USD 191,000 - 253,000
Equity grants
Top-tier benefits
Senior FPGA Verification Lead — High-Impact ASIC/FPGA
Senior FPGA Verification Lead — High-Impact ASIC/FPGA

Anduril Industries • Waltham (MA)

On-site
USD 191,000 - 253,000
Equity grants
Comprehensive benefits
Health coverage
Senior FPGA Verification Engineer — RTL/UVM Lead
Senior FPGA Verification Engineer — RTL/UVM Lead

Anduril Industries • Boulder (CO)

On-site
USD 165,000 - 218,000
Equity grants
Comprehensive benefits
Senior FPGA Verification Engineer – Imaging & Vision
Senior FPGA Verification Engineer – Imaging & Vision

Mosaic.tech • Statesville (NC)

On-site
USD 191,000 - 253,000
Senior FPGA Verification Engineer - Equity & Benefits
Senior FPGA Verification Engineer - Equity & Benefits

Mosaic.tech • Waltham (MA)

On-site
USD 191,000 - 253,000
Equity grants
Competitive benefits
Senior FPGA Verification Engineer | RTL & SystemVerilog
Senior FPGA Verification Engineer | RTL & SystemVerilog

Slope • Waltham (MA)

On-site
USD 166,000 - 220,000
Equity grants
Benefits package
Senior FPGA Verification Engineer - RTL Testbenches
Senior FPGA Verification Engineer - RTL Testbenches

Mosaic.tech • Boulder (CO)

On-site
USD 165,000 - 218,000
Senior FPGA Verification Engineer, Flight-Critical UVM Expert
Senior FPGA Verification Engineer, Flight-Critical UVM Expert

Visa Hunt • Costa Mesa (CA)

On-site
USD 166,000 - 220,000
Competitive benefits
Equity grants
Lead FPGA Verification Engineer: RTL/SystemVerilog Expert
Lead FPGA Verification Engineer: RTL/SystemVerilog Expert

Anduril-1 • Boulder (CO)

On-site
USD 165,000 - 218,000
Equity grants
Health benefits
Retirement plan
Senior FPGA Verification Engineer — Flight‑Critical UVM Expert
Senior FPGA Verification Engineer — Flight‑Critical UVM Expert

Anduril-1 • Costa Mesa (CA)

On-site
USD 166,000 - 220,000
Equity opportunities
Comprehensive benefits