Senior FPGA Engineer - Satellite Comm & High-Speed RTL

GCS Recruitment

Redmond (WA)

On-site

USD 150,000 - 230,000

Full time

40 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

GCS Recruitment is seeking a Senior FPGA Engineer to lead RTL design for advanced satellite payload hardware. You will build FPGA logic in Verilog/SystemVerilog or VHDL and integrate high‑speed interfaces such as PCIe, JESD204, Aurora and Ethernet. You will own timing closure and perform hardware bring‑up in a lab environment.

The role requires hands‑on debugging, board bring‑up, and close collaboration with electrical, hardware, and systems teams to deliver validated FPGA solutions.

Qualifications

  • 8+ years FPGA/RTL design experience.
  • Strong proficiency in Verilog, SystemVerilog or VHDL.
  • Hands-on with high-speed transceivers and serial protocols.
  • Experience achieving timing closure on complex FPGA designs.
  • Lab bring-up, hardware debugging, and hardware validation.

Responsibilities

  • Design, develop, and implement FPGA RTL in Verilog/SystemVerilog or VHDL.
  • Develop high-speed interfaces (PCIe, JESD204, Aurora, Ethernet).
  • Own timing constraints, clocking, and FPGA performance tuning.
  • Bring-up and debug FPGA on new hardware platforms with test equipment.
  • Collaborate with board design, hardware validation, and systems teams.
  • Troubleshoot FPGA/hardware integration issues through validation.

Skills

FPGA/RTL design
Verilog
SystemVerilog
VHDL
Timing closure

Education

Bachelor's or Master's in Electrical or Computer Engineering

Tools

JTAG
ILA
ChipScope
Lab validation

Job description

GCS Recruitment is seeking a Senior FPGA Engineer to lead RTL design for advanced satellite payload hardware. You will build FPGA logic in Verilog/SystemVerilog or VHDL and integrate high‑speed interfaces such as PCIe, JESD204, Aurora and Ethernet. You will own timing closure and perform hardware bring‑up in a lab environment.

The role requires hands‑on debugging, board bring‑up, and close collaboration with electrical, hardware, and systems teams to deliver validated FPGA solutions.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior FPGA Engineer: Verilog RTL, Versal & Timing
Senior FPGA Engineer: Verilog RTL, Versal & Timing

GCS Recruitment • Kent (WA)

On-site
USD 120,000 - 160,000
Senior FPGA Engineer - Verilog & High-Perf Networking
Senior FPGA Engineer - Verilog & High-Perf Networking

GCS Recruitment • Kirkland (WA)

On-site
USD 120,000 - 180,000
Senior FPGA Engineer: Satellite Networking & HDL Lead
Senior FPGA Engineer: Satellite Networking & HDL Lead

GCS Recruitment • Beaverton (OR)

On-site
USD 130,000 - 190,000
Lead FPGA Engineer - Satellite Networking & Verilog
Lead FPGA Engineer - Satellite Networking & Verilog

GCS Recruitment • California

On-site
USD 130,000 - 170,000
FPGA Engineer
FPGA Engineer

GCS Recruitment • Redmond (WA)

On-site
USD 150,000 - 230,000
Senior FPGA Design Engineer for Spaceborne Communications
Senior FPGA Design Engineer for Spaceborne Communications

GCS Recruitment • La Mesa (NM)

On-site
USD 120,000 - 180,000
Senior Satellite Hardware Engineer - High-Speed Boards
Senior Satellite Hardware Engineer - High-Speed Boards

GCS Recruitment • Kirkland (WA)

On-site
USD 140,000 - 190,000
Senior FPGA Engineer - Space-Borne RTL & 100G Links
Senior FPGA Engineer - Space-Borne RTL & 100G Links

GCS Recruitment • Coronado (CA)

On-site
USD 140,000 - 190,000
Senior FPGA Engineer (Phased-Array Satellite Links)
Senior FPGA Engineer (Phased-Array Satellite Links)

GCS Recruitment • San Francisco (CA)

On-site
USD 120,000 - 180,000
Spaceborne FPGA Engineer: RTL & High-Speed Links
Spaceborne FPGA Engineer: RTL & High-Speed Links

GCS Recruitment • Redmond (WA)

On-site
USD 150,000 - 210,000