Senior Design Verification Engineer SV/UVM, AXI & NoC

InfoObjects Inc.

San Jose (CA)

Sur place

USD 140 000 - 210 000

Plein temps

Il y a 10 heures
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

InfoObjects Inc. in San Jose, CA is seeking a Design Verification Engineer for 100% onsite work. The role focuses on developing and maintaining UVM/SystemVerilog testbenches for high-performance IPs including compute arrays, DMAs, NoCs, and memory subsystems.

Face-to-face interviews are mandatory and 8+ years of ASIC experience are required. You will drive regression, triage, and coverage closure, report progress to customers, and collaborate with Amazon toolchains in a startup-like environment

Qualifications

  • Bachelor’s or Master’s degree in Electrical or Computer Engineering with 8+ years in ASIC or related field.
  • Experience with verification closure with team.
  • Proficiency in Make/Perl/Python.
  • Ability to report progress to customers daily or weekly.
  • Exposure to SV/UVM and SystemVerilog testbenches.

Responsabilités

  • Develop and maintain UVM/SystemVerilog testbenches for high-performance IPs (compute arrays, DMAs, NoCs, memory subsystems).
  • Perform regression/triage and ensure coverage closure.
  • Work in startup-mode environment with limited documentation and using Amazon tools/flows.
  • Ensure customer satisfaction and provide regular progress reports.

Connaissances

SV/UVM
AXI expertise
NOC/Crossbar
Performance

Formation

Bachelor's degree in Electrical or Computer Engineering
Master's degree in Electrical or Computer Engineering

Description du poste

InfoObjects Inc. in San Jose, CA is seeking a Design Verification Engineer for 100% onsite work. The role focuses on developing and maintaining UVM/SystemVerilog testbenches for high-performance IPs including compute arrays, DMAs, NoCs, and memory subsystems.

Face-to-face interviews are mandatory and 8+ years of ASIC experience are required. You will drive regression, triage, and coverage closure, report progress to customers, and collaborate with Amazon toolchains in a startup-like environment

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Design Verification Engineer
Design Verification Engineer

InfoObjects Inc. • San Jose (CA)

Sur place
USD 140 000 - 210 000
Senior ASIC Verification Architect (Onsite, CA)
Senior ASIC Verification Architect (Onsite, CA)

Arrow Electronics • San Jose (CA)

Sur place
USD 150 000 - 210 000
Medical, Dental, Vision
401k with Matching Contributions
Disability Insurance
+4
Senior Design Verification Engineer - AXI/NOC Performance
Senior Design Verification Engineer - AXI/NOC Performance

eInfochips (An Arrow Company) • Mountain View (CA)

Sur place
USD 150 000 - 210 000
401k Matching Contributions
Disability Insurance
HSA/HRA Options
+1
Verification Engineer: SV/UVM for SoC/AI Projects
Verification Engineer: SV/UVM for SoC/AI Projects

Omnicom Production • Toponas (CO)

Sur place
USD 90 000 - 140 000
Senior Design Verification Engineer
Senior Design Verification Engineer

ASICSoft • États-Unis

À distance
USD 120 000 - 160 000
Verification Engineer, SoC/ASIC | UVM & SystemVerilog
Verification Engineer, SoC/ASIC | UVM & SystemVerilog

Efficient Computer • San Francisco (CA), Pittsburgh, Austin (TX)

Sur place
USD 130 000 - 180 000
10% annual bonus
Equity
401(k) match
+3
Senior Design Verification Engineer - SystemVerilog/UVM
Senior Design Verification Engineer - SystemVerilog/UVM

eInfochips (An Arrow Company) • San Jose (CA)

Sur place
USD 140 000 - 190 000
401k with matching
Disability insurance
HSA/HRA options
+2
Senior ASIC Architect & Verification Lead - Onsite in San Jose
Senior ASIC Architect & Verification Lead - Onsite in San Jose

Cisco Systems, Inc. • San Jose (CA)

Sur place
USD 168 000 - 245 000
Design Verification Engineer – Systolic Arrays & NoCs
Design Verification Engineer – Systolic Arrays & NoCs

Etched • San Jose (CA)

Sur place
USD 150 000 - 275 000
Medical, dental, and vision packages
$500 monthly medical benefits credit
Housing subsidy of $2k per month
+3
Senior Verification Engineer: UVM/SoC for AI Fabric
Senior Verification Engineer: UVM/SoC for AI Fabric

efficientcomputer • San Francisco (CA)

Sur place
USD 130 000 - 180 000
Equity
401(k) match
Comprehensive benefits
+1