Senior Design Verification Engineer – SoC/IP (LLM-Driven)

Apple Inc.

Melbourne (FL)

On-site

USD 140,000 - 190,000

Full time

5 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Apple Inc. is seeking an outstandingly hardworking design verification engineer to enable first silicon delivery for IP designs.

You will establish DV methodologies, develop test plans and environments, write tests, debug, and drive coverage from pre-silicon to RTL freeze and tape-out, leveraging LLM-assisted techniques for efficiency. You will work across test plans, stimulus, checkers, and assertions, building scalable environments and tracking progress with metrics to ensure high-quality

Qualifications

  • BS degree in a technical subject and relevant industry experience (10+ years preferred).
  • Experience with SystemVerilog/UVM-based verification and testbench development.
  • Proficiency with verification methodologies, tooling, and debugging large SoC IP designs.

Responsibilities

  • Study design specifications and create test plans.
  • Develop DV infrastructure in SystemVerilog/UVM to stress the design.
  • Develop and fix regression failures and close bugs.
  • Leverage LLMs to improve verification efficiency and quality.

Skills

Object-oriented programming
SystemVerilog
UVM
Scalable testbenches
Verification methodologies
LLMs in verification
Power-aware UPF
Python scripting
PCIe/USB protocols
DDR protocols
Formal verification

Education

Bachelor's degree in a technical field

Tools

SystemVerilog/UVM tools
Waveform viewers
Simulation tools
Automation scripts
UPF verification tooling

Job description

Apple Inc. is seeking an outstandingly hardworking design verification engineer to enable first silicon delivery for IP designs.

You will establish DV methodologies, develop test plans and environments, write tests, debug, and drive coverage from pre-silicon to RTL freeze and tape-out, leveraging LLM-assisted techniques for efficiency. You will work across test plans, stimulus, checkers, and assertions, building scalable environments and tracking progress with metrics to ensure high-quality

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Design Verification Engineer - SoC/IP
Senior Design Verification Engineer - SoC/IP

Apple, Inc. • Austin (TX)

On-site
USD 110,000 - 170,000
Senior Design Verification Engineer – SoC Pre-Silicon
Senior Design Verification Engineer – SoC Pre-Silicon

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
Lead Design Verification Engineer, SoC & IP (Pre-Silicon)
Lead Design Verification Engineer, SoC & IP (Pre-Silicon)

Apple, Inc. • San Francisco (CA)

On-site
USD 150,000 - 278,000
Comprehensive medical and dental cover
Retirement benefits
Employee stock programs + stock plan
+2
Senior Design Verification Engineer – SoC & UVM Expert
Senior Design Verification Engineer – SoC & UVM Expert

Apple Inc. • Cary (NC)

On-site
USD 150,000 - 200,000
Senior Design Verification Engineer – SoC First Silicon
Senior Design Verification Engineer – SoC First Silicon

Apple Inc. • United States

On-site
USD 140,000 - 230,000
Design Verification Engineer – First Silicon & IP
Design Verification Engineer – First Silicon & IP

Apple Inc. • California

On-site
USD 175,000 - 309,000
Employee stock purchase plan
Comprehensive medical and dental
Retirement benefits
Design Verification Engineer
Design Verification Engineer

Apple, Inc. • Austin (TX)

On-site
USD 110,000 - 170,000
Design Verification Engineer
Design Verification Engineer

Apple Inc. • United States

On-site
USD 140,000 - 230,000
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Melbourne (FL)

On-site
USD 140,000 - 190,000
Senior Design Verification Engineer for SoC IP
Senior Design Verification Engineer for SoC IP

Apple Inc. • San Diego (CA)

On-site
USD 175,000 - 308,500
Employee stock programs
Relocation assistance
Bonuses/Commission
+1