Senior Design Verification Engineer for SoC IP

Apple Inc.

San Diego (CA)

On-site

USD 175,000 - 308,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Employee stock programs
Relocation assistance
Bonuses/Commission
Medical and dental coverage

Job summary

Apple Inc. in San Diego is seeking a Design Verification Engineer to verify the functionality and performance of Apple’s premier SOCs and IPs. You will develop test plans, coverage plans and test benches, working with design, architecture and software teams to capture use cases and corner cases.

The role requires a BS with 10+ years of relevant experience and strong SystemVerilog, UVM, Python/Perl skills. Opportunities include versatile IP work, with competitive compensation and relocation

Qualifications

  • BS degree and 10+ years of relevant industry experience.
  • Strong SystemVerilog, digital simulation and debug knowledge.
  • Solid computer architecture and digital design fundamentals.
  • Proficient in Python, Perl or similar scripting languages.

Responsibilities

  • Verify functionality and performance of Apple’s premier SOCs.
  • Develop test plans, tests and coverage plans and test benches.
  • Collaborate with design, architecture and software teams to understand use cases and corner conditions.
  • Drive test cases and verify IPs or subsystems across multiple projects.

Skills

SystemVerilog
Digital verification
Constrained random
Functional coverage
Code coverage
UVM
Python
Perl
C/C++
Software debugging
System architecture

Education

BS in a related field

Tools

Simulation tools

Job description

Apple Inc. in San Diego is seeking a Design Verification Engineer to verify the functionality and performance of Apple’s premier SOCs and IPs. You will develop test plans, coverage plans and test benches, working with design, architecture and software teams to capture use cases and corner cases.

The role requires a BS with 10+ years of relevant experience and strong SystemVerilog, UVM, Python/Perl skills. Opportunities include versatile IP work, with competitive compensation and relocation

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Verification Engineer: SOC & IP Focus
Design Verification Engineer: SOC & IP Focus

Apple Inc. • Waltham (MA)

On-site
USD 149,700 - 249,500
Design Verification Engineer — SOC & IP Architect
Design Verification Engineer — SOC & IP Architect

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 278,000
Medical and dental coverage
Stock plan eligibility
Relocation assistance
+1
SoC DV Engineer - Verilog, UVM & Testbench Expert
SoC DV Engineer - Verilog, UVM & Testbench Expert

Apple Inc. • Cupertino (CA)

On-site
USD 120,000 - 180,000
Senior SOC Verification Engineer
Senior SOC Verification Engineer

Apple Inc. • Seattle (WA)

On-site
USD 175,000 - 309,000
SoC Full Chip DV Engineer
SoC Full Chip DV Engineer

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 140,000
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Town of Texas (WI)

On-site
USD 100,000 - 140,000
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Cary (NC)

On-site
USD 85,000 - 115,000
Senior Wireless SOC Verification Engineer
Senior Wireless SOC Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 175,000 - 308,500
Medical and dental coverage
Retirement benefits
Employee stock programs
+2
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 278,000
Medical and dental coverage
Stock plan eligibility
Relocation assistance
+1
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 126,000 - 191,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+1