Senior Design Verification Engineer at LanceSoft, Inc. Santa Clara, CA

Downtown Boulder Partnership

Santa Clara (CA)

On-site

USD 183,959,193 - 306,598,656

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical Insurance (4 options)
Dental and Vision Insurance
401k Contributions
Critical Illness Insurance
Voluntary Permanent Life Insurance
Accident Insurance

Job summary

LanceSoft, Inc. in Santa Clara, CA is seeking a Senior Design Verification Engineer with 8+ years of SystemVerilog and UVM experience to lead IP verification efforts.

The role emphasizes IO/PHY verification, formal methods, and mentoring DV teams across geographies, collaborating with design and post-Si teams to ensure bug-free silicon.

Qualifications

  • 8+ years SystemVerilog UVM with IP verification and formal verification.
  • Led DV teams with IO/PHY verification focus and collaboration across geographies.
  • Strong communication and mentoring abilities.

Responsibilities

  • Define verification plan and provide technical direction to execution teams.
  • Understand AMS, Firmware and design specs; collaborate on DV plan and execution.
  • Create UVM/SystemVerilog based testbenches and tests.
  • Ensure design is bug-free.
  • Lead Formal verification.
  • Support Post-Si teams for performance, power and functional issue debugging.

Skills

IO/PHY knowledge
UVM
SystemVerilog
Formal verification
Firmware experience
Leadership/mentoring
Communication

Education

Bachelor's or Master’s degree in related discipline

Tools

Testbenches

Job description

Senior Design Verification Engineer – LanceSoft, Inc. – Santa Clara, CA

Pay rate range: $85/hr to $107/hr on W2.

Job description

Looking for 8+ years SystemVerilog UVM experience, IP design verification and formal verification.

THE ROLE

We are seeking a seasoned verification lead with expertise or significant interest in IO/PHY verification. You have had significant success driving IP verification, UVM and SystemVerilog. This senior role will stretch you as you lead DV teams in new directions, network with our world‑class design/DV teams.

THE PERSON

You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings, executive briefings, etc. You are highly adept at collaboration among top‑thinkers and engineers alike, ready to mentor and guide, and help to elevate the knowledge and skills of the team around you.

KEY RESPONSIBILITIES
  • Define verification plan, and provide technical direction to execution teams
  • Comprehend AMS, Firmware and design spec. Work with other functional leads to come up with a DV plan and execute the plan.
  • Create UVM/SystemVerilog based testbenches and tests.
  • Make sure that design is bug free.
  • Lead Formal verification.
  • Support Post‑Si teams for Product Performance, Power and functional issues debug/resolution
PREFERRED EXPERIENCE
  • IO/PHY knowledge.
  • Formal verification expertise.
  • Firmware experience.
  • Excellent communication, management, and presentation skills.
  • Adept at collaboration among top‑thinkers and senior architects with strong interpersonal skills to work across teams in different geographies
ACADEMIC CREDENTIALS
  • Bachelor’s or Master’s degree in related discipline preferred
Employee Benefits
  • Four options of medical Insurance
  • Dental and Vision Insurance
  • 401k Contributions
  • Critical Illness Insurance
  • Voluntary Permanent Life Insurance
  • Accident InsuranceOther Employee Perks
EEO Employer

LanceSoft is a certified Minority Business Enterprise (MBE) and an equal opportunity employer. We prohibit discrimination and harassment of any kind based on race, color, sex, religion, sexual orientation, national origin, disability, genetic information, pregnancy, or any other protected characteristic as outlined by federal, state, or local laws.

This policy applies to all employment practices within our organization, including hiring, recruiting, promotion, termination, layoff, recall, leave of absence, compensation, benefits, training, and apprenticeship. LanceSoft makes hiring decisions based solely on qualifications, merit, and business needs at the time.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Design Verification Engineer
Senior Design Verification Engineer

L&T Technology Services • San Jose (CA)

On-site
USD 140,000 - 200,000
Paid Leave
Health Insurance
Group life Insurance
+2
Design Verification Engineer
Design Verification Engineer

Intelliswift - An LTTS Company • Austin (TX)

On-site
USD 120,000 - 150,000
Design Verification Engineer
Design Verification Engineer

Infobahn Softworld Inc • Santa Clara (CA)

On-site
USD 150,000 - 190,000
Principal Design Verification Engineer
Principal Design Verification Engineer

Bright Vision Technologies • Santa Clara (CA)

On-site
USD 158,000 - 318,000
Relocation Assistance Available
Visa Sponsorship Available
Design Verification Engineer
Design Verification Engineer

iFlow Inc. • Santa Clara (CA)

On-site
USD 120,000 - 150,000
FPGA Verification Engineer
FPGA Verification Engineer

Amaze Systems • Redmond (WA)

On-site
USD 140,000 - 190,000
Design Verification Engineer - CPU Subsystem
Design Verification Engineer - CPU Subsystem

Yoh, A Day & Zimmermann Company • Santa Clara (CA)

On-site
Design Verification Engineer
Design Verification Engineer

Sintegra Inc. • Sunnyvale (CA)

On-site
USD 119,000 - 258,000
Verification Engineer
Verification Engineer

Pic-Time Ltd. • Denver (CO)

Hybrid
USD 130,000 - 200,000
Medical
Dental
Vision
+3
Hardware Verification Engineer
Hardware Verification Engineer

Mogi I/O : OTT/Podcast/Short Video Apps for you • Belton (TX)

On-site
USD 160,000 - 180,000