Senior CPU CAD Engineer — PPA Leader & Flow Innovator

Qualcomm

San Diego (CA)

On-site

USD 209,000 - 314,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. in San Diego, Santa Clara, and Austin is seeking a senior CPU Physical Design CAD engineer to build and support industry-leading place-and-route flows. You will work with global teams to ensure top-tier power, performance and area for Qualcomm's custom CPUs.

The role requires deep expertise in P&R, Tcl/Python scripting, and experience with 5nm nodes, Timings, and PDV. You will engage with EDA vendors and drive continuous improvements across toolchains.

Qualifications

  • Bachelors with 6+ years hardware/software/related experience.
  • Masters with 5+ years hardware/software/related experience.
  • PhD with 4+ years hardware/software/related experience.

Responsibilities

  • Develop, integrate and release new features in high-performance place-and-route CAD flow.
  • Architect and improve methodology to optimize power, performance and area.
  • Maintain, support and debug implementation flows and resolve issues.
  • Collaborate with worldwide CPU physical design teams and provide tool guidance.
  • Coordinate with EDA vendors to define roadmap and resolve tool issues.

Education

Master's degree in Electrical Engineering or Computer Science
Bachelor's degree in Electrical/Computer Engineering or Computer Science
PhD in Electrical/Computer Engineering or Computer Science

Tools

Cadence Innovus

Job description

Qualcomm Technologies, Inc. in San Diego, Santa Clara, and Austin is seeking a senior CPU Physical Design CAD engineer to build and support industry-leading place-and-route flows. You will work with global teams to ensure top-tier power, performance and area for Qualcomm's custom CPUs.

The role requires deep expertise in P&R, Tcl/Python scripting, and experience with 5nm nodes, Timings, and PDV. You will engage with EDA vendors and drive continuous improvements across toolchains.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff CPU Physical Design CAD Engineer - PPA Leader
Staff CPU Physical Design CAD Engineer - PPA Leader

Qualcomm • Santa Clara (CA)

On-site
USD 209,000 - 314,000
Staff CPU Physical Design CAD Engineer — PPA Leader
Staff CPU Physical Design CAD Engineer — PPA Leader

QUALCOMM, Inc. • Santa Clara (CA)

On-site
USD 209,000 - 314,000
Staff CPU Physical Design CAD Engineer – PPA & Flows
Staff CPU Physical Design CAD Engineer – PPA & Flows

Qualcomm • Austin (TX)

On-site
USD 209,000 - 314,000
CPU Physical Design Automation & Infrastructure Engineer
CPU Physical Design Automation & Infrastructure Engineer

QUALCOMM, Inc. • Santa Clara (CA)

On-site
USD 148,000 - 222,000
Senior CPU Physical Design Engineer - PPA & Timing Lead
Senior CPU Physical Design Engineer - PPA & Timing Lead

Qualcomm • San Diego (CA)

On-site
USD 211,900 - 317,900
Annual discretionary bonus
RSU grants
Comprehensive benefits package
3DIC/CPU CAD Engineer - Multi-Die Flows & Power Integrity
3DIC/CPU CAD Engineer - Multi-Die Flows & Power Integrity

Qualcomm • Santa Clara (CA)

On-site
USD 176,000 - 263,000
Annual bonus program
RSU grants
Competitive benefits package
CPU Physical Design Automation & Infrastructure Engineer
CPU Physical Design Automation & Infrastructure Engineer

QUALCOMM, Inc. • Santa Clara (CA), Northern (KY)

Hybrid
USD 148,000 - 222,000
Senior CPU Synthesis CAD Engineer
Senior CPU Synthesis CAD Engineer

MaC VC • Austin (TX)

On-site
USD 209,000 - 314,000
Senior ASIC PnR & Physical Design Engineer (PPA & Power)
Senior ASIC PnR & Physical Design Engineer (PPA & Power)

Qualcomm • Austin (TX)

Hybrid
USD 140,000 - 210,000
CPU Design Automation & Infrastructure Engineer
CPU Design Automation & Infrastructure Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 142,200 - 213,400
Annual discretionary bonus
RSU grants
Competitive benefits package