Senior Chiplet Packaging & Design Enablement Lead

Rapidus Corporation US

Santa Clara (CA)

On-site

USD 140,000 - 190,000

Full time

4 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Rapidus Corporation US is seeking a Customer Package Design Integration Engineer to drive chiplet-based product development and packaging technology integration. You will serve as the primary technical interface between Rapidus and customers, aligning ADKs, packaging, and customer design activities toward successful tape-out.

You will combine deep expertise in 2.5D/3D packaging with program management and cross-functional coordination to lead designs from bring-up through tape-out across global

Qualifications

  • B.S. or M.S. in Electrical Engineering, Mechanical Engineering, Materials Science, or related field
  • 5+ years of experience in semiconductor packaging, system design, or customer-facing engineering roles
  • Strong understanding of 2.5D / 3D packaging (interposer, TSV, hybrid bonding, RDL/fan-out)
  • High-speed interfaces (HBM, PCIe, UCIe, SerDes)
  • Hands-on experience with package design and analysis tools (Cadence, Ansys, Synopsys, etc.)
  • Proven ability to manage complex technical programs and cross-functional activities
  • Strong communication skills with customer-facing experience

Responsibilities

  • Guide customers in applying package design rules, libraries, and interface definitions
  • Lead cross-functional integration of ADK, packaging technologies, and customer designs
  • Drive 2.5D/3D package design tape-out and product realization
  • Coordinate with customer engineering, ADK/Enablement, process, manufacturing, and OSAT partners
  • Resolve SI/PI, package layout, and ADK usage issues, and drive root-cause analysis

Skills

2.5D/3D packaging
HBM interfaces
PCIe / UCIe / SerDes
Cadence/Ansys/Synopsys
cross-functional coordination

Education

B.S./M.S. in Electrical or related field

Tools

Cadence
Ansys
Synopsys

Job description

Rapidus Corporation US is seeking a Customer Package Design Integration Engineer to drive chiplet-based product development and packaging technology integration. You will serve as the primary technical interface between Rapidus and customers, aligning ADKs, packaging, and customer design activities toward successful tape-out.

You will combine deep expertise in 2.5D/3D packaging with program management and cross-functional coordination to lead designs from bring-up through tape-out across global

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Chiplet Packaging Engineer: 2.5D/3D Integration Leader
Chiplet Packaging Engineer: 2.5D/3D Integration Leader

Rapidus Corporation US • Santa Clara (CA)

On-site
USD 180,000 - 260,000
Global collaboration
Next-gen nodes exposure
Comprehensive health coverage
+1
Senior Customer Package Design Integration Engineer (2.5D / 3D Packaging)
Senior Customer Package Design Integration Engineer (2.5D / 3D Packaging)

Rapidus Corporation US • Santa Clara (CA)

On-site
USD 140,000 - 190,000
Senior Chiplet Package Design Engineer (2.5D / 3D Integration)
Senior Chiplet Package Design Engineer (2.5D / 3D Integration)

Rapidus Corporation US • Santa Clara (CA)

On-site
USD 180,000 - 260,000
Global collaboration
Next-gen nodes exposure
Comprehensive health coverage
+1
ADK Engineer: 2.5D/3D Packaging Rule Mastery
ADK Engineer: 2.5D/3D Packaging Rule Mastery

SK hynix America • San Jose (CA)

On-site
USD 105,000 - 160,000
Top-tier health insurance
401k Matching
Educational reimbursement up to $10,00
+2
Senior Package Architect: Silicon-to-System Co-Design
Senior Package Architect: Silicon-to-System Co-Design

Micron • Boise (ID)

On-site
USD 140,000 - 190,000
Medical plans
Dental plans
Vision plans
+2
Associate Director, 3D Microelectronics Packaging
Associate Director, 3D Microelectronics Packaging

Raytheon • Tewksbury (MA)

On-site
USD 157,000 - 299,000
Relocation assistance
Benefits package
Advanced Packaging Research Engineer: Chiplets & 3DIC
Advanced Packaging Research Engineer: Chiplets & 3DIC

Intel • Hillsboro (OR)

Hybrid
USD 122,000 - 232,000
Lead IC Packaging Design & Layout Engineer
Lead IC Packaging Design & Layout Engineer

Draper • Cambridge (MA)

On-site
USD 82,000 - 220,000
Workplace flexibility
Employee clubs and activities
Health and finance workshops
+2
Chip Package Designer for 2.5D/3.5D HPC Packaging
Chip Package Designer for 2.5D/3.5D HPC Packaging

Google • Town of Montana (WI)

On-site
USD 163,000 - 236,000
Lead Physical Design Engineer – Automation & Tapeout
Lead Physical Design Engineer – Automation & Tapeout

Microchip Technology Inc. • Allentown

On-site
USD 140,000 - 190,000