Advanced Packaging Research Engineer: Chiplets & 3DIC

Intel

Hillsboro (OR)

Hybrid

USD 122,000 - 232,000

Full time

4 hours ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Intel is seeking a Semiconductor Packaging Research Engineer to drive research for advanced packaging and heterogeneous integration. The role targets experts in either packaging process integration or modeling/simulation, evaluating architectures, materials, interconnects, reliability risks, and manufacturability trade-offs for future products.

Collaborate across research, design, process, materials, reliability, manufacturing, supplier, university, and ecosystem teams; translate product needs

Qualifications

  • Master’s or Ph.D. in a relevant engineering field.
  • 1+ years’ experience in semiconductor packaging research or related areas.
  • Experience with packaging technologies and/or modeling/simulation.
  • Strong problem-solving and cross-functional collaboration skills.

Responsibilities

  • Research advanced packaging concepts (chiplets, 2.5D/3DIC, interposers).
  • Drive process integration learning or modeling to assess feasibility and reliability.
  • Define integration flows, DOE plans, and risk mitigation paths.
  • Develop and validate models using data from experiments and failure analysis.
  • Document outputs via reports, IP, publications, and transfer inputs.

Skills

Advanced packaging
Chiplets
Heterogeneous integration
DOE
Multi-physics modeling

Education

Master's or Ph.D. in Mechanical Engineering, Electrical Engineering, Materials Science, Applied Physics, Computational Mechanics, Microelectronics, or related field

Tools

ANSYS
Abaqus
COMSOL
HFSS
Cadence
MATLAB
Python
JMP

Job description

Intel is seeking a Semiconductor Packaging Research Engineer to drive research for advanced packaging and heterogeneous integration. The role targets experts in either packaging process integration or modeling/simulation, evaluating architectures, materials, interconnects, reliability risks, and manufacturability trade-offs for future products.

Collaborate across research, design, process, materials, reliability, manufacturing, supplier, university, and ecosystem teams; translate product needs

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Advanced Packaging Research Engineer (Chiplets & 3DIC)
Advanced Packaging Research Engineer (Chiplets & 3DIC)

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 122,000 - 232,000
Health benefits
Stock bonuses
Hybrid work model
+1
Packaging Research Engineer — 2.5D/3DIC & Chiplets (Hybrid)
Packaging Research Engineer — 2.5D/3DIC & Chiplets (Hybrid)

Intel Corporation • Chandler (AZ)

Hybrid
USD 122,000 - 232,000
Total rewards package
Semiconductor Packaging Research Engineer
Semiconductor Packaging Research Engineer

Intel • Hillsboro (OR)

Hybrid
USD 122,000 - 232,000
Advanced Packaging Intern: 3D/2.5D Simulation & Yield
Advanced Packaging Intern: 3D/2.5D Simulation & Yield

Intel Corporation • Chandler (AZ)

Hybrid
USD 121,000 - 122,000
Semiconductor Packaging Research Engineer
Semiconductor Packaging Research Engineer

Intel Corporation • Chandler (AZ)

Hybrid
USD 122,000 - 232,000
Total rewards package
Semiconductor Packaging Research Engineer
Semiconductor Packaging Research Engineer

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 122,000 - 232,000
Health benefits
Stock bonuses
Hybrid work model
+1
Research Engineer - System Technology & 3D/2.5D Packaging
Research Engineer - System Technology & 3D/2.5D Packaging

Jobtailor • California (MO)

On-site
USD 140,000 - 190,000
Lead Packaging Architect: 2.5D/3D & Chiplet Systems
Lead Packaging Architect: 2.5D/3D & Chiplet Systems

MediaTek • San Jose (CA)

On-site
USD 171,000 - 272,000
Comprehensive health insurance
401(k) and parental leave
Performance bonuses
Advanced Packaging Engineer — 2.5D/3D Interposers
Advanced Packaging Engineer — 2.5D/3D Interposers

SK hynix America • San Jose (CA)

On-site
USD 110,000 - 155,000
Top Tier health insurance at no employee cost
Paid time off (PTO) + Company Holidays + Happy Fridays
Paid Parental Leave Program
+4
Senior Electro-Thermal Packaging Engineer (Chiplet 2.5D/3D)
Senior Electro-Thermal Packaging Engineer (Chiplet 2.5D/3D)

Eliyan Corporation • San Francisco (CA)

On-site
USD 120,000 - 160,000
Excellent benefits
Fun work environment