Senior ASIC Verification Engineer - Hybrid (2 days/office)

Hewlett Packard Enterprise

Fort Collins (CO)

Hybrid

USD 147,000 - 279,000

Full time

13 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health & Wellbeing
Personal & Professional Development
Unconditional Inclusion

Job summary

Hewlett Packard Enterprise in Colorado is seeking a Senior ASIC Design Verification Engineer to lead pre-silicon verification across multiple projects. The role emphasizes SystemVerilog, UVM/OVM, and strong scripting skills to accelerate verification and coverage closure in a hybrid work model.

You will mentor staff, drive innovation, and contribute to the selection of future technical leaders while collaborating in a distributed team environment.

Qualifications

  • Bachelor’s or Master’s degree in ECE/CS or equivalent.
  • 10+ years of VLSI design or verification experience.
  • Expert SystemVerilog and UVM/OVM proficiency.
  • Strong English written and verbal communication.

Responsibilities

  • Define design verification methodology with the team.
  • Develop SystemVerilog and UVM testbenches and bus models.
  • Plan and implement block/integration scoreboards and checkers.
  • Write functional coverage and analyze results.
  • Triage regressions and drive bug closure.
  • Apply scripting and AI-assisted tools to speed verification.
  • Mentor junior staff and foster innovation.
  • Support selection of future technical leaders.
  • Drive VLSI innovation and integration of new tech.

Skills

SystemVerilog
UVM/OVM
Scripting languages
Distributed teamwork
English communication

Education

Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent

Tools

Python
Perl
Tcl
Linux
EDA tools

Job description

Hewlett Packard Enterprise in Colorado is seeking a Senior ASIC Design Verification Engineer to lead pre-silicon verification across multiple projects. The role emphasizes SystemVerilog, UVM/OVM, and strong scripting skills to accelerate verification and coverage closure in a hybrid work model.

You will mentor staff, drive innovation, and contribute to the selection of future technical leaders while collaborating in a distributed team environment.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Verification Architect — Hybrid (2 days in office)
Senior ASIC Verification Architect — Hybrid (2 days in office)

HITEC • Chippewa Falls (WI)

Hybrid
USD 140,000 - 321,000
Hybrid work model
Inclusive culture
Hybrid Senior ASIC Verification Engineer
Hybrid Senior ASIC Verification Engineer

Hewlett Packard Enterprise Company • Sunnyvale (CA)

Hybrid
USD 159,000 - 321,000
Hybrid Senior ASIC Verification Architect
Hybrid Senior ASIC Verification Architect

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 181,000 - 367,000
Senior VLSI ASIC Logic Design Engineer - Hybrid
Senior VLSI ASIC Logic Design Engineer - Hybrid

Hewlett Packard Enterprise Company • Fort Collins (CO)

Hybrid
USD 147,000 - 279,000
Hybrid ASIC Verification Engineer for Networking SoCs
Hybrid ASIC Verification Engineer for Networking SoCs

Hewlett Packard Enterprise Development LP • Sunnyvale (CA)

Hybrid
USD 120,000 - 243,000
Senior ASIC Verification Engineer – Hybrid, HPC NICs
Senior ASIC Verification Engineer – Hybrid, HPC NICs

Hewlett Packard Enterprise • Chippewa Falls (WI)

Hybrid
USD 140,000 - 321,000
Hybrid ASIC Verification Intern — Post-Si
Hybrid ASIC Verification Intern — Post-Si

Hewlett Packard Enterprise Development LP • Roseville (CA)

Hybrid
USD 28,000 - 34,000
Senior ASIC Program Lead | Hybrid Role
Senior ASIC Program Lead | Hybrid Role

Hewlett Packard Enterprise • Fort Collins (CO)

Hybrid
USD 147,000 - 279,000
Hybrid Senior VLSI Tools & Methodology Engineer
Hybrid Senior VLSI Tools & Methodology Engineer

Hewlett Packard Enterprise • Fort Collins (CO)

Hybrid
USD 147,000 - 279,000
Hybrid ASIC Design & Verification Intern
Hybrid ASIC Design & Verification Intern

Hewlett Packard Enterprise Company • Roseville (CA)

Hybrid
USD 48,000 - 56,000