Senior ASIC Timing & STA Lead for GenAI Hardware

Tensordyne

United States

Remote

USD 180,000 - 240,000

Full time

12 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Comprehensive benefits
Flexible spending options

Job summary

Tensordyne is hiring a senior ASIC leader to drive physical STA design and timing closure for multimodal AI inference products. You will guide the team onblock- and full-chip timing, work with Cadence/Synopsys tools, and optimize EDA workflows in a fast-growing HPC setting.

The role demands 10+ years in ASIC/STA, strong collaboration skills, and a passion for innovative AI hardware. This remote role belongs to Tensordyne's global engineering team with competitive benefits.

Qualifications

  • 10+ years of hands-on ASIC engineering experience with VLSI/SoC physical design workflows.
  • Strong STA analysis and ability to write SDCs for high-speed interfaces (PCIe, SerDes).
  • Independently lead full-chip timing closure and signoff flow.
  • Experience guiding backend design teams and resolving timing ECOs.

Responsibilities

  • Lead ASIC physical STA design and engineering workflow development for multimodal AI inference products.
  • Improve frontend physical design with respect to STA at block and full-chip levels in a fast-paced HPC environment.
  • Own full-chip timing closure, signoff, and optimization of timing paths and clock trees.
  • Collaborate with ASIC design/verification teams to refine workflows and EDA tool usage.

Skills

STA analysis
Full-chip timing closure
VLSI/SoC design
Clock methodology
SDC writing
Technical lead
Cross-team collaboration

Education

Bachelor's or Master's in CS/CE/EE

Tools

Cadence
Synopsys PrimeTime/Tempus
Genus
Innovus

Job description

Tensordyne is hiring a senior ASIC leader to drive physical STA design and timing closure for multimodal AI inference products. You will guide the team onblock- and full-chip timing, work with Cadence/Synopsys tools, and optimize EDA workflows in a fast-growing HPC setting.

The role demands 10+ years in ASIC/STA, strong collaboration skills, and a passion for innovative AI hardware. This remote role belongs to Tensordyne's global engineering team with competitive benefits.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC STA Engineer — Timing & Full-Chip Mastery
Senior ASIC STA Engineer — Timing & Full-Chip Mastery

Tensordyne • Sunnyvale (CA)

Remote
USD 180,000 - 260,000
Comprehensive benefits
Competitive compensation
Flexible spending options
+1
Sr. ASIC STA Engineer
Sr. ASIC STA Engineer

Tensordyne • United States

Remote
USD 180,000 - 240,000
Comprehensive benefits
Flexible spending options
Staff ASIC STA Engineer
Staff ASIC STA Engineer

Tensordyne • Sunnyvale (CA)

Remote
USD 180,000 - 260,000
Comprehensive benefits
Competitive compensation
Flexible spending options
+1
Senior ASIC Design Engineer — AI Inference Hardware
Senior ASIC Design Engineer — AI Inference Hardware

Tensordyne • Sunnyvale (CA)

On-site
USD 180,000 - 260,000
Meals
Snacks & drinks
Unlimited PTO
+1
Senior STA Lead for High-Performance AI ASICs
Senior STA Lead for High-Performance AI ASICs

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior ASIC Architect for AI Inference Hardware
Senior ASIC Architect for AI Inference Hardware

Tensordyne • United States

Remote
USD 200,000 - 320,000
Senior ASIC Front‑End Design Engineer for AI Inference
Senior ASIC Front‑End Design Engineer for AI Inference

Anysilicon • Sunnyvale (CA)

Hybrid
USD 180,000 - 240,000
Senior ASIC Architect for Generative AI Hardware
Senior ASIC Architect for Generative AI Hardware

Tensordyne • Sunnyvale (CA)

Hybrid
USD 150,000 - 200,000
Competitive pay
Comprehensive benefits
Flexibility
+1
Senior ASIC Physical Design Engineer
Senior ASIC Physical Design Engineer

Anysilicon • Sunnyvale (CA)

Hybrid
USD 180,000 - 240,000
STA Lead for AI ASIC Timing & Convergence
STA Lead for AI ASIC Timing & Convergence

Google Inc. • Sunnyvale (CA)

On-site
USD 192,000 - 278,000