Senior ASIC Timing & STA Engineer – Lead SoC Signoff

Anysilicon

Irvine, Northern (CA, KY)

Hybrid

USD 140,000 - 200,000

Full time

2 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Marvell is seeking an experienced Senior STA Engineer in Irvine, CA to develop and validate timing constraints for intricate SoC designs. You will collaborate with Architecture, RTL, DFT, and Analog teams to implement timing signoff, ECOs, and scripts for streamlined flows.

You will perform static timing analysis with Primetime, tackle signoff methodology, and optimize QoR across all modes. This role emphasizes automation, scripting, and thorough documentation to drive continuous improvement.

Qualifications

  • Bachelors in CS/EE or equivalent with 5–10 years in ASIC timing/STA.
  • Strong experience with RTL-to-GDSII flows and STA methodology development.
  • Proficiency with industry tools and scripting for automation (Tcl/Perl).

Responsibilities

  • Develop and validate timing constraints for complex SoC designs.
  • Collaborate with Architecture, RTL, DFT, and Analog teams for timing analyses and STA signoff.
  • Own STA tasks including timing ECOs and custom flow scripts.
  • Perform static timing analysis using industry-standard tools like Primetime.
  • Define timing signoff methodologies and handle corner cases.
  • Resolve tool issues independently or with vendors; conduct post-route QoR checks.
  • Automate STA processes with Tcl or Python; build QoR dashboards for runs across modes.
  • Document best practices and lessons learned for continuous improvement.

Skills

STA tools
Tcl scripting
Perl scripting
Advanced nodes
Timing ECOs
Hierarchical timing
Physical design
QoR analysis

Education

Bachelor’s in CS/EE
Master’s/PhD considered

Tools

Primetime

Job description

Marvell is seeking an experienced Senior STA Engineer in Irvine, CA to develop and validate timing constraints for intricate SoC designs. You will collaborate with Architecture, RTL, DFT, and Analog teams to implement timing signoff, ECOs, and scripts for streamlined flows.

You will perform static timing analysis with Primetime, tackle signoff methodology, and optimize QoR across all modes. This role emphasizes automation, scripting, and thorough documentation to drive continuous improvement.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Staff Engineer, ASIC Design/Implementation — LEC/STA/Power Analysis
Senior Staff Engineer, ASIC Design/Implementation — LEC/STA/Power Analysis

Anysilicon • Irvine (CA), Northern (KY)

On-site
USD 140,000 - 200,000
Senior ASIC/VLSI Synthesis Engineer: FrontEnd Timing Expert
Senior ASIC/VLSI Synthesis Engineer: FrontEnd Timing Expert

Anysilicon • Irvine (CA), Northern (KY)

Hybrid
USD 180,000 - 240,000
ASIC Timing Design & Sign-off Engineer
ASIC Timing Design & Sign-off Engineer

Apple Inc. • Waltham (MA)

On-site
USD 116,400 - 203,000
Employee stock purchase plan
Relocation assistance
Discretionary bonuses
ASIC Timing & Sign-off Engineer (STA)
ASIC Timing & Sign-off Engineer (STA)

Apple Inc. • San Diego (CA)

On-site
USD 122,700 - 214,300
Senior ASIC STA & Timing Closure Engineer
Senior ASIC STA & Timing Closure Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Annual bonus
Equity grants
Health/dental/vision insurance
+2
ASIC STA Engineer: Timing Closure & IP Delivery
ASIC STA Engineer: Timing Closure & IP Delivery

Apple Inc. • Cupertino (CA)

On-site
USD 140,000 - 210,000
Senior ASIC STA Engineer - Multi-Clock SoC Timing Expert
Senior ASIC STA Engineer - Multi-Clock SoC Timing Expert

Advanced Micro Devices • San Jose (CA)

On-site
USD 100,000 - 140,000
Comprehensive benefits package
Inclusive work environment
Senior ASIC Timing & STA Engineer
Senior ASIC Timing & STA Engineer

AMD • San Jose (CA)

On-site
USD 120,000 - 160,000
Senior STA & Constraints Engineer – Timing Closure for SoC
Senior STA & Constraints Engineer – Timing Closure for SoC

AMD • Santa Clara (CA)

On-site
USD 120,000 - 190,000
Senior ASIC Timing & STA Engineer
Senior ASIC Timing & STA Engineer

Apple Inc. • Melbourne (KY)

On-site
USD 120,000 - 180,000