Senior ASIC SDC & Timing Closure Engineer

BayOne Solutions; San Jose (CA); On-site; USD 150,000 - 210,000; Full time

Job summary

BayOne Solutions is seeking a diligent Design/SDC Engineer with deep timing expertise to drive fullchip timing closure across multiple modes. You will collaborate with Front-end and Back-end teams to translate architecture into robust timing constraints for efficient physical design closure.

You will mentor RTL owners, develop methodologies to advance block SDCs to fullchip, and help produce comprehensive clocking diagrams and documentation throughout the design cycle.

Qualifications

• Bachelor’s Degree in Electrical or Computer Engineering with 7+ years of ASIC or related experience or Master’s Degree in Electrical or Computer Engineering with 5+ years of ASIC or related experience
• Experience with block/full chip SDC development in functional and test modes.
• Experience in Static Timing Analysis and prior working experience with STA tools like PrimeTime/Tempus
• Understanding of related digital design concepts (eg. clocking and async boundaries)
• Experience with synthesis tools (eg. Synopsys DC/DCG/FC), Verilog/System Verilog programming

Responsibilities

• Being a member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes.
• Option to also do block level RTL design or block or top-level IP integration.
• Helping develop efficient methodology to promote block level SDCs to fullchip, and to bring fullchip SDC changes back to block level.
• Helping develop and apply methodology to ensure correctness and quality of SDCs as early as possible in design cycle.
• Reviewing block level SDCs and clocking diagrams and mentor other RTL design owners on SDC development.
• Creating fullchip clocking diagrams and related documentation

Skills

ASIC timing

Static timing analysis

Clocking concepts

RTL design understanding

Scripting (Python/TCL)

Education

Bachelor’s Degree in Electrical or Computer Engineering

Master’s Degree in Electrical or Computer Engineering

Tools

PrimeTime

Tempus

Synopsys DC/DCG/FC

Job description

BayOne Solutions is seeking a diligent Design/SDC Engineer with deep timing expertise to drive fullchip timing closure across multiple modes. You will collaborate with Front-end and Back-end teams to translate architecture into robust timing constraints for efficient physical design closure.

You will mentor RTL owners, develop methodologies to advance block SDCs to fullchip, and help produce comprehensive clocking diagrams and documentation throughout the design cycle.