Senior ASIC Design Engineer — Memory Subsystem RTL

NVIDIA Corporation

United States

Hybrid

USD 120,000 - 150,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

A leading technology firm in the United States seeks a passionate Senior Design Engineer for their Graphics team. This position involves owning micro-architecture and RTL development for advanced memory subsystem components. The ideal candidate has a BS/MS and over 5 years of design experience, particularly in ASIC design flow, and should be proficient in Verilog. The role emphasizes collaboration with various teams, including verification and software, to ensure the success of design features.

Qualifications

  • 5+ years of design experience in technology industry.
  • Experience in RTL design of complex design units for at least two projects.
  • Deep understanding of ASIC design flow.

Responsibilities

  • Own micro-architecture and RTL development of design modules.
  • Collaborate with verification teams to ensure correctness.
  • Interact with FPGA and software teams for design testing.

Skills

RTL design
ASIC design flow
Verilog
Debugging skills
Scripting knowledge

Education

BS / MS in relevant field

Tools

VCS
Debussy

Job description

A leading technology firm in the United States seeks a passionate Senior Design Engineer for their Graphics team. This position involves owning micro-architecture and RTL development for advanced memory subsystem components. The ideal candidate has a BS/MS and over 5 years of design experience, particularly in ASIC design flow, and should be proficient in Verilog. The role emphasizes collaboration with various teams, including verification and software, to ensure the success of design features.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior RTL Design Engineer — Memory Subsystems for AI
Senior RTL Design Engineer — Memory Subsystems for AI

IC Resources • San Francisco (CA)

On-site
USD 190,000 - 230,000
Senior ASIC RTL Design Lead — Remote (US)
Senior ASIC RTL Design Lead — Remote (US)

10xTalents • San Francisco (CA)

On-site
USD 130,000 - 160,000
Senior ASIC Fabric Interconnect Design Engineer
Senior ASIC Fabric Interconnect Design Engineer

Apple Inc. • Austin (TX)

On-site
USD 150,000 - 230,000
Mid-Senior ASIC RTL Verification Engineer (DDR/Memory IP)
Mid-Senior ASIC RTL Verification Engineer (DDR/Memory IP)

Infobahn Softworld Inc • Santa Clara (CA)

Hybrid
USD 120,000 - 150,000
Senior ASIC Designer, High-Speed Memory Subsystems (HBM/LPDDR)
Senior ASIC Designer, High-Speed Memory Subsystems (HBM/LPDDR)

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Annual discretionary bonus
Annual RSU grants
Extensive benefits package
Senior ASIC Design Engineer – High-Speed Memory & Cache
Senior ASIC Design Engineer – High-Speed Memory & Cache

Qualcomm • San Diego (CA)

On-site
USD 101,000 - 152,000
Senior RTL Architect: Memory Subsystem for AI Chips
Senior RTL Architect: Memory Subsystem for AI Chips

Kindredventures • Palo Alto (CA)

On-site
USD 180,000 - 250,000
Senior Wireless SoC Architect & RTL Engineer
Senior Wireless SoC Architect & RTL Engineer

Apple • San Diego (CA)

On-site
USD 171,600 - 302,200
Comprehensive medical coverage
Retirement benefits
Discounted products
Senior ASIC Design Engineer – RTL, SoC & CPU Subsystems
Senior ASIC Design Engineer – RTL, SoC & CPU Subsystems

Meta • Olympia (WA)

On-site
USD 178,000 - 250,000
Senior Custom Design Automation Engineer for ASICs
Senior Custom Design Automation Engineer for ASICs

Apple Inc. • Santa Clara (CA)

On-site
USD 120,000 - 160,000