Senior 3DIC Physical Design Engineer (Full-Stack ASIC)

Value Innovation Labs Inc.

Sunnyvale (CA)

On-site

USD 180,000 - 240,000

Full time

6 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Value Innovation Labs Inc. is seeking an experienced Physical Design Engineer to drive end-to-end ASIC/SoC implementation for advanced nodes. You will own the RTL-to-GDSII flow and collaborate with IP and foundry partners to deliver reliable, high-performance silicon.

The role emphasizes 3D-IC integration, power-aware design, and automated flows. You will lead timing closure (>1GHz), CTS, floorplanning, and sign-off activities while mentoring junior engineers in Tcl/Python/Perl scripting.

Qualifications

  • 5+ to 10+ years in ASIC/SoC Physical Design with multiple full-cycle tape-outs.
  • Solid understanding of MMCM, signal integrity, and 3D packaging technologies.
  • Experience with industry-standard EDA tools (Cadence or Synopsys).
  • Proficiency in scripting Tcl is mandatory; Python or Perl also valued.

Responsibilities

  • Own RTL-to-GDSII flow including physical-aware synthesis, floorplanning, placement, routing, and CTS.
  • Lead 3D-IC heterogenous integration and manage TSV planning, IR drop, EM, STA.
  • Focus on low-power design using UPF/CPF with timing closure for >1GHz designs.
  • Develop automation scripts in Tcl, Python, or Perl with IP/foundry partners.

Skills

ASIC/SoC PD
MMCM knowledge
Signal integrity
3D packaging
Tcl scripting
Python scripting
Perl scripting

Tools

Cadence Innovus
Cadence Tempus
Cadence Voltus
Synopsys ICC2
Synopsys PrimeTime

Job description

Value Innovation Labs Inc. is seeking an experienced Physical Design Engineer to drive end-to-end ASIC/SoC implementation for advanced nodes. You will own the RTL-to-GDSII flow and collaborate with IP and foundry partners to deliver reliable, high-performance silicon.

The role emphasizes 3D-IC integration, power-aware design, and automated flows. You will lead timing closure (>1GHz), CTS, floorplanning, and sign-off activities while mentoring junior engineers in Tcl/Python/Perl scripting.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

3DIC Physical Design Engineer — RTL-to-GDSII Expert
3DIC Physical Design Engineer — RTL-to-GDSII Expert

Value Innovation Labs Inc. • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
Physical Design Engineer – 3DIC
Physical Design Engineer – 3DIC

Value Innovation Labs Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Physical Design Engineer
Physical Design Engineer

Value Innovation Labs Inc. • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
Physical Design Engineer
Physical Design Engineer

ACL Digital • Austin (TX)

On-site
USD 100,000 - 130,000
Senior IP Physical Design Lead — RTL to GDSII
Senior IP Physical Design Lead — RTL to GDSII

Eliyan • San Francisco (CA)

On-site
USD 130,000 - 180,000
Excellent benefits
Fun work environment
Senior ASIC Physical Design Lead - Fullchip & Optimization
Senior ASIC Physical Design Lead - Fullchip & Optimization

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 214,000 - 310,000
Life insurance
Vision insurance
Parental leave
+3
Senior ASIC Physical Design Architect
Senior ASIC Physical Design Architect

Cisco Systems, Inc • San Jose (CA)

On-site
USD 251,000 - 363,000
Lead ASIC Physical Design Engineer
Lead ASIC Physical Design Engineer

I2Intech LLC • San Jose (CA)

On-site
USD 200,000 - 260,000
ASIC Physical Design Engineer II - RTL-to-GDSII Innovator
ASIC Physical Design Engineer II - RTL-to-GDSII Innovator

Anysilicon • San Jose (CA)

Hybrid
USD 140,000 - 200,000
Senior Physical Design Engineer - High-Speed ASICs (5nm/3nm)
Senior Physical Design Engineer - High-Speed ASICs (5nm/3nm)

Lumilens • San Jose (CA)

On-site
USD 180,000 - 240,000
Health insurance
Professional development
Cutting-edge technology access
+2