Principal RTL Design Engineer — DRAM IP & Power

1000 Micron Technology, Inc.

Boise (ID)

On-site

USD 150,000 - 190,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Micron Technology is seeking a Principal RTL Design Engineer to lead the development of DRAM digital and mixed-signal IP, from architecture through silicon-ready signoff, delivering designs that meet power, performance and area targets.

The role emphasizes technical leadership and collaboration with global teams, with responsibilities spanning front-end checks, timing QoR, and working closely with physical design, verification and architecture units on timing closure.

Qualifications

  • Master’s degree in Electrical Engineering with 8+ years of pre-silicon RTL design experience or Bachelor’s degree with 10+ years of pre-silicon RTL design experience.
  • Proven ownership of complex RTL/IP development from micro-architecture definition through handoff to physical design.
  • Strong experience with ASIC low-power design methodologies, including UPF-based power intent and power-aware CDC/RDC.
  • In-depth knowledge of RTL design, logic synthesis, functional verification, and static timing analysis (STA).
  • Proficiency in Verilog/SystemVerilog and industry-standard simulation and front-end tools.

Responsibilities

  • Own and drive RTL design for DRAM digital and mixed-signal IP from specification through silicon-ready signoff.
  • Architect and deliver high-performance, power- and area-efficient RTL designs aligned with product requirements.
  • Perform and sign off front-end quality checks, including lint, CDC/RDC, synthesis, UPF, and timing QoR.
  • Collaborate closely with physical design, verification, and architecture teams to achieve timing closure and PPA goals.
  • Improve design quality and efficiency by refining methodologies, driving automation, and enhancing RTL design flows.

Skills

Technical leadership
RTL design ownership
Verilog/SystemVerilog
Collaboration across teams
Problem solving

Education

Master’s degree in Electrical Engineering
Bachelor’s degree in Electrical Engineering with 10+ years pre-silicon RTL design experience

Job description

Micron Technology is seeking a Principal RTL Design Engineer to lead the development of DRAM digital and mixed-signal IP, from architecture through silicon-ready signoff, delivering designs that meet power, performance and area targets.

The role emphasizes technical leadership and collaboration with global teams, with responsibilities spanning front-end checks, timing QoR, and working closely with physical design, verification and architecture units on timing closure.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior RTL Design Architect - DRAM IP & Signoff
Senior RTL Design Architect - DRAM IP & Signoff

Micron Memory Malaysia Sdn Bhd • Boise (ID)

On-site
USD 140,000 - 210,000
Lead DRAM Physical Design & Signoff Architect
Lead DRAM Physical Design & Signoff Architect

Micron Technology, Inc • Boise (ID)

On-site
USD 140,000 - 210,000
Senior DRAM Physical Design Lead
Senior DRAM Physical Design Lead

Micron • Boise (ID)

On-site
USD 160,000 - 260,000
Benefits overview
Paid time off
Paid holidays
Principal DRAM Physical Design Engineer - PPA Signoff
Principal DRAM Physical Design Engineer - PPA Signoff

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 180,000 - 240,000
Medical plan
Dental plan
Vision plan
+2
Principal RTL Design
Principal RTL Design

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 160,000
Medical, dental and vision plans
Paid family leave
Robust paid time-off program
Lead DRAM RTL Design Engineer - PPA Mastery
Lead DRAM RTL Design Engineer - PPA Mastery

Micron Technology • Boise (ID)

On-site
USD 140,000 - 190,000
Medical plans
Dental plans
Vision plans
+2
Senior RTL Engineer, DRAM Digital & Mixed-Signal
Senior RTL Engineer, DRAM Digital & Mixed-Signal

Micron Technology • Boise (ID)

On-site
USD 120,000 - 160,000
Health insurance
Dental plan
Vision plan
+2
Senior RTL Design Architect – DRAM IP & Low-Power
Senior RTL Design Architect – DRAM IP & Low-Power

Micron Technology • Boise (ID)

On-site
USD 120,000 - 160,000
Principal RTL Design
Principal RTL Design

Micron Technology • Boise (ID)

On-site
USD 120,000 - 160,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
Boise-based RTL Design Lead — DRAM IP, PPA Focus
Boise-based RTL Design Lead — DRAM IP, PPA Focus

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 160,000
Medical, dental and vision plans
Paid family leave
Robust paid time-off program