Lead DRAM Physical Design & Signoff Architect

Micron Technology, Inc

Boise (ID)

On-site

USD 140,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Micron Technology, Inc. seeks a Principal Physical Design Engineer to provide technical leadership for advanced DRAM digital design implementation and signoff methodologies.

This role drives physical design execution from RTL through tapeout with emphasis on timing closure, power integrity, EMIR analysis, and reliability. Collaborate across architecture, RTL, implementation, CAD, and technology teams to develop scalable physical design solutions that achieve power, performance, area (PPA), and

Qualifications

  • Master's degree in Electrical Engineering or equivalent with 8+ years of ASIC physical design experience; or Bachelor's with 10+ years.
  • Strong experience in physical design implementation flows (floorplanning, place & route, clock tree synthesis, timing closure, signoff).
  • Hands-on STA, signal integrity, power integrity, physical verification, and advanced process technologies.
  • Proficiency with industry-standard PD tooling (ICC2, Fusion Compiler, PrimeTime, PrimePower, RedHawk).
  • Strong scripting/automation skills (Python, Tcl) and ability to drive multi-functional initiatives.

Responsibilities

  • Lead physical design implementation of complex DRAM digital designs, including floorplanning, place and route, clock tree synthesis, timing closure, and tapeout activities.
  • Drive power integrity strategies and signoff methodologies, including PDN planning, IR drop analysis, electromigration verification, and EMIR signoff.
  • Collaborate with multi-functional teams to resolve timing, congestion, power, signal integrity, and reliability challenges at block and full-chip levels.
  • Develop and deploy methodology improvements, automation solutions, and guidelines to improve build quality, efficiency, and scalability.
  • Mentor engineers and provide technical leadership while influencing future memory products through innovation in physical design and signoff methodologies.

Skills

Python
Tcl
STA
Signal Integrity
Power Integrity
Physical Verification
Automation

Education

Master's degree in Electrical Engineering
Bachelor's degree in Electrical Engineering

Tools

Synopsys IC Compiler II (ICC2)
Fusion Compiler
PrimeTime
PrimePower
RedHawk

Job description

Micron Technology, Inc. seeks a Principal Physical Design Engineer to provide technical leadership for advanced DRAM digital design implementation and signoff methodologies.

This role drives physical design execution from RTL through tapeout with emphasis on timing closure, power integrity, EMIR analysis, and reliability. Collaborate across architecture, RTL, implementation, CAD, and technology teams to develop scalable physical design solutions that achieve power, performance, area (PPA), and

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal DRAM Physical Design Engineer - PPA Signoff
Principal DRAM Physical Design Engineer - PPA Signoff

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 180,000 - 240,000
Medical plan
Dental plan
Vision plan
+2
Senior DRAM Physical Design Lead
Senior DRAM Physical Design Lead

Micron • Boise (ID)

On-site
USD 160,000 - 260,000
Benefits overview
Paid time off
Paid holidays
Lead DRAM Physical Design Engineer
Lead DRAM Physical Design Engineer

Micron Technology, Inc. • Boise (ID)

On-site
USD 180,000 - 240,000
Senior DRAM Physical Design Architect — Tapeout & Signoff Lead
Senior DRAM Physical Design Architect — Tapeout & Signoff Lead

Micron Technology • Boise (ID)

On-site
USD 150,000 - 210,000
Medical, dental and vision plans
Paid time off & paid holidays
Competitive benefits package
Lead DRAM Design Engineer – Memory Architect
Lead DRAM Design Engineer – Memory Architect

Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 180,000
Principal Physical Design
Principal Physical Design

Micron Technology, Inc. • Boise (ID)

On-site
USD 180,000 - 240,000
Principal Physical Design
Principal Physical Design

Micron Technology, Inc • Boise (ID)

On-site
USD 140,000 - 210,000
Principal Physical Design
Principal Physical Design

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 180,000 - 240,000
Medical plan
Dental plan
Vision plan
+2
Lead DRAM RTL Design Engineer - PPA Mastery
Lead DRAM RTL Design Engineer - PPA Mastery

Micron Technology • Boise (ID)

On-site
USD 140,000 - 190,000
Medical plans
Dental plans
Vision plans
+2
Senior RTL Design Architect - DRAM IP & Signoff
Senior RTL Design Architect - DRAM IP & Signoff

Micron Memory Malaysia Sdn Bhd • Boise (ID)

On-site
USD 140,000 - 210,000