Principal Product Engineer

Cadence; Austin (TX); On-site; USD 120,000 - 180,000; Full time

Job summary

Cadence seeks a Product Engineer in the Digital and Signoff Group to provide expert place-and-route support for ASIC design flows. You will work with R&D and customer teams to influence tool development and resolve advanced RTL-to-GDSII issues.

The role emphasizes strong analysis, communication, and problem-solving skills and requires 5+ years in Digital Implementation (MS) or 8+ years (BS) in relevant areas, with hands-on timing closure and PPA optimization at 16nm and below.

Qualifications

• MS in EE with 5+ years of Digital Implementation experience.
• BS in EE with 8+ years of Digital Implementation experience.
• Strong understanding of VLSI physical design and timing analysis.
• Experience with industry standard EDA tools at 16nm and below.

Responsibilities

• Support Cadence products in the Digital and Signoff team.
• Track and debug customer issues and work with R&D and release teams on issue resolution.
• Run design benchmarks and develop flows and solutions.

Skills

Digital Implementation

RTL to GDSII flow

Timing closure

PPA optimization

VLSI physical design

RTL synthesis

Placement optimization

Clock tree synthesis

Routing optimization

Silicon signoff

Hierarchical design

Low power design

Perl

Tcl

Shell scripting

Communication

Problem solving

Education

Master's in EE

Bachelor's in EE

Tools

EDA tools

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This opportunity is for a Product Engineer in the Digital and Signoff Group (DSG) at Cadence. The Cadence Digital and Signoff Group will offer you a dynamic environment in which you will work with innovative R&D and Customer Engagement teams to influence the development of software tools for advanced chip design platforms. As Product Engineer, you will be a source of technical place and route expertise to Cadence customers and to R&D.

You are a motivated and energetic engineer with a deep understanding of ASIC design methodologies and of every stage of the RTL to GDSII flow.

You have proven hands-on experience with timing closure and PPA optimization at 16nm and below nodes.

You combine your deep understanding with strong analysis skills to debug customer problems and propose solutions, with an organized and coherent approach.

You are an excellent communicator.

Position Responsibilities

• Support Cadence products in the Digital and Signoff team.
• Track and debug customer issues and work with R&D and release team on issue resolution.
• Run design benchmarks and develop flows and solutions.

Position Requirements

• MS in EE with 5+ years of experience in Digital Implementation, either as a design engineer or as a product engineer
• Or BS in EE with 8+ years of experience in Digital Implementation, either as a design engineer or as a product engineer
• Strong understanding of VLSI physical design and timing analysis; familiarity with digital implementation challenges including RTL synthesis, placement optimization, clock tree synthesis, routing optimization and silicon signoff.
• Experience with industry standard EDA tools in Synthesis, Physical design and Signoff at 16nm and below nodes.
• Exposure to, and solid understanding of, hierarchical design methodologies and low power design
• Energetic team player with a passion for problem solving
• Strong analysis skills with a track record to prove it
• Strong communication skills (verbal and written)
• Automation skills using Perl, Tcl and shell scripting

We're doing work that matters. Help us solve what others can't.