RTL2GDS, Product Engineering Architect

Cadence Design Systems

San Jose (CA)

Vor Ort

USD 179.000 - 332.000

Vollzeit

14 Tage+

Eine vollständige Bewerbung in einer Minute

Maßgeschneiderter Lebenslauf und Anschreiben – versandbereit.

Schaffe es an den ATS-Filtern vorbei

Benefits dieser Stelle

Bonus & Equity
Medical / Dental / Vision
Paid time off

Zusammenfassung

Cadence Design Systems in California is seeking a Product Engineer to drive development of advanced chip design software tools. You will provide place-and-route expertise to Cadence customers and internal teams and collaborate with R&D, application engineering and product marketing.

The role requires a BS in Electrical Engineering with at least seven years in digital implementation, strong VLSI, timing analysis, clock tree synthesis and signoff at 7nm and below, plus experience with EDA tools

Qualifikationen

  • BS in Electrical Engineering with at least seven years in digital implementation as either a design or product engineer.
  • Solid understanding of VLSI physical design and timing analysis, including clock tree synthesis, routing optimization, and silicon signoff challenges.
  • Experience with industry-standard EDA tools for synthesis, physical design, and signoff at 7nm and below.
  • Proficiency in scripting languages or AI tools for productivity enhancement.
  • Strong verbal and written communication skills.

Aufgaben

  • Supporting Cadence’s digital products.
  • Tracking and resolving customer issues alongside R&D and release teams.
  • Conducting design benchmarks.
  • Developing innovative flows and methodologies tailored to customer needs.

Kenntnisse

Place-and-route
Timing closure
PPA optimization
VLSI design
Clock tree synthesis
Routing optimization
Silicon signoff
Scripting

Ausbildung

BS in Electrical Engineering

Tools

EDA tools (7nm+)

Jobbeschreibung

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This position presents an exciting opportunity within Cadence’s Digital and Signoff Group (DSG) for a Product Engineer. In this dynamic environment, you’ll collaborate closely with R&D, Application Engineering & product marketing teams to help drive the development of advanced chip design software tools. As a Product Engineer, you will serve as a key technical resource, providing place-and-route expertise to both Cadence customers and internal development teams. Candidates should bring a strong motivation and energy, along with a thorough understanding of ASIC design methodologies across all stages of the RTL to GDSII flow. Hands-on experience with timing closure and PPA optimization at 7nm and below is essential. Your analytical strengths will be vital in diagnosing customer challenges and delivering well-organized solutions. Excellent communication skills are required to ensure clear and effective collaboration.

  • supporting Cadence’s digital products
  • tracking and resolving customer issues alongside R&D and release teams
  • conducting design benchmarks
  • You will also develop innovative flows and methodologies tailored to customer needs

To qualify, applicants must possess a BS in Electrical Engineering with at least seven years of experience in digital implementation as either a design or product engineer Candidates should demonstrate a solid understanding of VLSI physical design and timing analysis, including familiarity with clock tree synthesis, routing optimization, and silicon signoff challenges Experience with industry-standard EDA tools for synthesis, physical design, and signoff at 7nm and below nodes is required Proficiency in scripting languages or AI tools for productivity enhancement will be considered an asset Strong verbal and written communication skills.

  • applicants must possess a BS in Electrical Engineering with at least seven years of experience in digital implementation as either a design or product engineer
  • Candidates should demonstrate a solid understanding of VLSI physical design and timing analysis, including familiarity with clock tree synthesis, routing optimization, and silicon signoff challenges
  • Experience with industry-standard EDA tools for synthesis, physical design, and signoff at 7nm and below nodes is required
  • Proficiency in scripting languages or AI tools for productivity enhancement will be considered an asset
  • Strong verbal and written communication skills

The annual salary range for California is $178,500 to $331,500.

You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include:

  • paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.

E-Verify

Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.

Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab).

All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

RTL2GDS IC Sr. Principal Design Engineer
RTL2GDS IC Sr. Principal Design Engineer

Cadence Design Systems • San Jose (CA)

Vor Ort
USD 161.000 - 299.000
Health insurance
401(k) plan with employer match
RTL2GDS IC Sr. Principal Design Engineer
RTL2GDS IC Sr. Principal Design Engineer

Cadence Design Systems, Inc. • San Jose (CA)

Vor Ort
USD 161.000 - 299.000
Paid vacation
401(k) with employer match
Employee stock purchase plan
+1
Sr. Principal Product Engineer, RTL-GDSII
Sr. Principal Product Engineer, RTL-GDSII

Cadence Design Systems • Austin (TX)

Hybrid
USD 120.000 - 180.000
Sr. Principal IC Digital Flow AE
Sr. Principal IC Digital Flow AE

Cadence Design Systems, Inc. • San Jose (CA)

Vor Ort
USD 148.000 - 276.000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans
+1
Sr. Principal IC Digital Flow AE
Sr. Principal IC Digital Flow AE

Cadence Design Systems • San Jose (CA)

Vor Ort
USD 148.000 - 276.000
paid vacation and paid holidays
401(k) plan with employer match
employee stock purchase plan
+2
RTL2GDS, Product Engineering Architect
RTL2GDS, Product Engineering Architect

Cadence • San Jose (CA)

Vor Ort
USD 179.000 - 332.000
Principal Application Engineer (STA - SignOff)
Principal Application Engineer (STA - SignOff)

Cadence Design Systems • Austin (TX)

Vor Ort
USD 116.000 - 216.000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
+1
Lead Product Engineer
Lead Product Engineer

Cadence Design Systems • San Jose (CA)

Hybrid
USD 115.000 - 213.000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Digital IC, Account Technology Executive (ATX)
Digital IC, Account Technology Executive (ATX)

Cadence Design Systems • San Diego (CA)

Vor Ort
USD 192.000 - 288.000
Paid vacation
401(k) plan
Employee stock purchase plan
+3
Sr. Principal Software Engineer
Sr. Principal Software Engineer

Cadence Design Systems • Austin (TX)

Vor Ort
USD 196.000 - 364.000
Paid vacation
401(k) plan
Employee stock purchase plan
+2