Senior Product Engineer: ASIC Design & Signoff Expert

Cadence Design Systems

Austin, Northern (TX, KY)

Hybrid

USD 150,000 - 190,000

Full time

10 days ago
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Cadence Design Systems in Austin seeks a Principal Product Engineer for the Digital and Signoff Group (DSG). You will provide place-and-route expertise, support products, and help debug customer issues across RTL, synthesis, placement, clocking, and signoff flows.

This role demands strong problem solving, communication, and collaboration with R&D and customers. The ideal candidate has senior-level experience in digital implementation, timing analysis, and EDA tool usage, with a track record of

Qualifications

  • MS in EE with 5+ years of experience in Digital Implementation, either as a design engineer or as a product engineer.
  • BS in EE with 8+ years of experience in Digital Implementation, either as a design engineer or as a product engineer.
  • Strong understanding of VLSI physical design and timing analysis; familiarity with RTL synthesis, placement optimization, clock tree synthesis, routing optimization and silicon signoff.
  • Experience with industry standard EDA tools in Synthesis, Physical design and Signoff at 16nm and below nodes.
  • Exposure to, and solid understanding of, hierarchical design methodologies and low power design.
  • Energetic team player with a passion for problem solving
  • Strong analysis skills with a track record to prove it
  • Strong communication skills (verbal and written)
  • Automation skills using Perl, Tcl and shell scripting

Responsibilities

  • Support Cadence products in the Digital and Signoff team.
  • Track and debug customer issues and work with R&D and release team on issue resolution.
  • Run design benchmarks and develop flows and solutions

Skills

Strong communication skills
Strong analytical skills
Team player
Problem solving

Education

MS in EE with 5+ years of experience in Digital Implementation, either as a design engineer or as a product engineer
BS in EE with 8+ years of experience in Digital Implementation, either as a design engineer or as a product engineer

Tools

Perl
Tcl
Shell scripting
Synthesis tools
Physical design tools
Signoff tools

Job description

Cadence Design Systems in Austin seeks a Principal Product Engineer for the Digital and Signoff Group (DSG). You will provide place-and-route expertise, support products, and help debug customer issues across RTL, synthesis, placement, clocking, and signoff flows.

This role demands strong problem solving, communication, and collaboration with R&D and customers. The ideal candidate has senior-level experience in digital implementation, timing analysis, and EDA tool usage, with a track record of

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Product Engineer - ASIC Timing & Signoff
Senior Product Engineer - ASIC Timing & Signoff

Cadence Design Systems • Austin (TX)

On-site
USD 100,000 - 140,000
Senior Principal Product Engineer – ASIC Timing & Signoff
Senior Principal Product Engineer – ASIC Timing & Signoff

Cadence • California (MO)

On-site
USD 144,000 - 267,000
Bonus potential
Equity
Benefits package
Senior Principal Product Engineer, Digital & Signoff
Senior Principal Product Engineer, Digital & Signoff

Socket.dev • California (MO)

On-site
USD 144,000 - 267,000
null
Senior Product Engineer, ASIC RTL-to-GDSII Expert
Senior Product Engineer, ASIC RTL-to-GDSII Expert

Socket.dev • San Jose (CA)

On-site
USD 140,000 - 260,000
Paid vacation
Paid holidays
401(k) plan with employer match
+2
Senior ASIC Place-and-Route Product Engineer
Senior ASIC Place-and-Route Product Engineer

Cadence Design Systems • San Jose (CA)

Hybrid
USD 179,000 - 332,000
Bonus & Equity
Medical / Dental / Vision
Paid time off
Senior ASIC/SoC Physical Design Engineer | P&R & Signoff
Senior ASIC/SoC Physical Design Engineer | P&R & Signoff

TSMC - Taiwan Semiconductor Manufacturing Company Limited • Town of Texas (WI)

Hybrid
USD 107,000 - 162,000
Senior Principal Digital Implementation Engineer
Senior Principal Digital Implementation Engineer

Cadence Design Systems • Northern (KY)

Hybrid
USD 126,000 - 234,000
Paid vacation
Paid holidays
401(k) matching
+1
Sr. Principal Product Engineer
Sr. Principal Product Engineer

Cadence • California (MO)

On-site
USD 144,000 - 267,000
Bonus potential
Equity
Benefits package
Sr. Principal Product Engineer
Sr. Principal Product Engineer

Socket.dev • California (MO)

Hybrid
USD 144,000 - 267,000
null
Principal Product Engineer
Principal Product Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 100,000 - 140,000