Principal Application Engineer (STA - SignOff)

Cadence Design Systems; Austin (TX); On-site; USD 116,000 - 216,000; Full time

Benefits offered by this job

401(k) plan with employer match

Employee stock purchase plan

Paid vacation and holidays

Medical, dental and vision plans

Job summary

Cadence Design Systems seeks a Principal Application Engineer to deliver pre-sales and post-sales support for Digital Implementation and Signoff tools. You will present capabilities, run benchmarks, provide methodology consultations, and assist in campaigns with sales teams.

The role involves BS/MS-EE with senior experience, scripting in TCL/Perl/Python, and frequent travel up to 20%. You’ll work with R&D on tool improvements and contribute to Cadence Online Support.

Qualifications

• Strong knowledge of Digital Design Fundamentals and Semiconductor fundamentals.
• Experience with Static Timing Analysis required; ASIC digital flows is a plus.
• Minimum BS-EE with 8–10 years or MS-EE with 6–8 years of experience.
• Excellent customer-facing communication and problem-solving skills.

Responsibilities

• Present technical capabilities of Cadence tools and flows to customers.
• Identify opportunities and define technical campaigns with account teams.
• Support evaluations/benchmarks and drive solution implementations.
• Provide ongoing support and proliferate tool usage at existing customers.

Skills

Customer-facing communication

Problem solving

Strong verbal & written communication

Continuous learning

Scripting proficiency

Education

BS-EE

MS-EE

Tools

TCL scripting

Perl scripting

Python scripting

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. We are looking for a Principal Application Engineer responsible for providing pre-sales and post-sales technical support for the Digital Implementation and Signoff tools. The candidate will work closely with sales executives in supporting sales campaigns by delivering workshops, benchmarks, product demonstrations, methodology consultations and product support.

Position Responsibilities

• Presenting to customers the technical capabilities of Cadence Digital Implementation and Signoff tools and flows (Synthesis, Place and Route, Timing/Physical/Power Signoff).
• Recognizing opportunities for products at existing customers or potential customers, and working with account team to define and execute technical campaigns
• Support technical evaluations/benchmarks and drive the process to deliver Cadence solutions implementations
• Ongoing support and usage proliferation at existing customers (on/offsite)
• Working closely with R&D on tools and methodology improvements
• Create and contribute technical content for Cadence Online Support
• Travel as required (up to 20%)

Position Requirements

• Strong knowledge of Digital Design Fundamentals, Semiconductor fundamentals and Static Timing Analysis is required
• Experience with ASIC digital implementation flows and tools is a plus
• Working knowledge of a scripting language TCL/Perl/Python
• Minimum BS-EE plus 8 to 10 year’s experience or MS-EE plus 6 to 8 year’s experience
• Core timing signoff expertise, advanced node STA, UPF & constraints debugging, hierarchical & 3DIC design STA and closure solutions
• Candidate should have strong customer-facing communication and problem solving skills
• Strong personal drive for continuous learning and expanding professional skill sets
• Strong verbal and written communication skills

The annual salary range for California (Other than San Jose) is $116,200 to $215,800. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Benefits

• paid vacation and paid holidays
• 401(k) plan with employer match
• employee stock purchase plan
• a variety of medical, dental and vision plan options
• and more.

We’re doing work that matters. Help us solve what others can’t.

Equal Employment Opportunity Policy

Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab).

E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.

Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.