Sr. Principal IC Digital Flow AE

Cadence Design Systems; San Jose (CA); On-site; USD 148,000 - 276,000; Full time

Benefits offered by this job

paid vacation and paid holidays

401(k) plan with employer match

employee stock purchase plan

medical, dental and vision plan

and more

Job summary

Cadence Design Systems is seeking an expert Digital Implementation and Signoff Field Applications Engineer in California. You will work side-by-side with customers to deploy Cadence technologies in Synthesis, P&R, and Signoff, helping teams meet PPA targets and close designs faster while feeding customer requirements back to R&D.

The role requires 10+ years in physical design, strong timing knowledge, and scripting in Tcl/Perl/Python.

Qualifications

• Minimum 10+ years of industry experience.
• Physical Design experience.
• BS or higher in Computer Science/Engineering, Electrical or related field.
• Strong knowledge in Digital Design Fundamentals, Semiconductor fundamentals, and Static Timing Analysis.
• Experience with IC digital implementation flows and backend EDA tools including Place and Route, IR Drop, backend design timing and power closure.
• Experience with advanced nodes 10nm and below.
• Scripting languages Tcl/Perl/Python required.
• Strong customer-facing communication and problem-solving skills.
• Preferred MS degree in related field; familiarity with Cadence tools.

Responsibilities

• Be part of a team of Application Engineers providing technical support in Backend Digital Design Implementation and Signoff.
• Guide customers to best utilize Cadence technologies to meet design goals and schedules.
• Collaborate on technical presentations and product demonstrations.
• Drive technical evaluations/benchmarks to success.
• Work with R&D to enhance tools and methodologies to meet customer requirements.
• Promote adoption and proliferation of Cadence tools and technologies.
• Provide guidance to amend flows using Tcl and other programming skills to improve results.

Skills

Digital design fundamentals

Semiconductor fundamentals

Static timing analysis

IC digital implementation flows

Place and route

Scripting: Tcl/Perl/Python

Customer-facing communication

Education

BS degree Computer Science/Engineering, Electrical, Engineering, or related field

MS degree Computer Science/Engineering, Electrical, Engineering, or related field

Tools

Cadence Genus

Cadence Innovus

Cadence Conformal

Cadence Tempus

Cadence Modus

Cadence Voltus

Primetime

ICC/ICC2

DC

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. As an expert Digital Implementation and Signoff Field Applications Engineering (AE), you will work side-by-side with our leading edge customers. With your expertise, you'll help them deploy Cadence’s market‑leading technologies in Synthesis, P&R, and Signoff to meet/exceed their PPA targets, achieve faster design closure, and turn their design concepts into reality. The greater your powers, the more business opportunities you'll help bring to the table. You will also work directly with the Cadence R&D group to drive the customer requirements and influence the direction of Cadence next‑generation products and technologies. At Cadence, customers are at the heart of everything we do. Talented leaders like you are what enable us to materialize this passion into results. By working directly with Cadence R&D and driving customer engagements, you will enhance your in‑depth knowledge in nanometer design, unlock unique expertise in digital design implementation, and level up your communication, customer, and sales skills.

Key Responsibilities

• Be part of team of Application Engineers providing technical support to Cadence customers in the areas of Backend Digital Design Implementation and Signoff including Place and Route, Design Closure, and timing/power signoff
• Guide customers on how to best utilize Cadence technologies to achieve their design goals and meet project schedules
• Collaborate with team to conduct technical presentations and product demonstrations
• Drive technical evaluations/benchmarks to success
• Work closely with R&D to enhance the tools and methodologies to meet and exceed customer’s requirements
• Drive adoption and proliferation of Cadence tools and technologies
• Provide guidance to the team to amend & augment the flow as needed using Tcl and/or other programming skills to meet objectives and improve results/flows
• Capture best practices and lessons learned from current evaluations/benchmarks and utilize to improve efficiency and success rate in next engagements

Job Requirements

• Minimum 10+ years of industry
• Physical Design experience
• BS degree Computer Science/Engineering, Electrical, Engineering, or related field
• Strong knowledge in Digital Design Fundamentals, Semiconductor fundamentals, and Static Timing Analysis is required
• Prior experience with IC digital implementation flows and backend EDA tools including Place and Route, IR Drop, backend design timing and power closure
• Experience with advanced nodes 10nm and below
• Experience in scripting languages such as Tcl/Perl/Python is a must
• Strong customer-facing communication and problem‑solving skills
• Strong personal drive for continuous learning and expanding professional skill sets
• Strong verbal, written, and customer communication skills
• Preferred MS degree Computer Science/Engineering, Electrical, Engineering, or related field
• Prior experience with IC digital implementation flows and font‑end EDA tools including Synthesis, DFT, and Logical Equivalence Checking
• Prior experience with Cadence tools such as Genus, Innovus, Conformal, Tempus, Modus, Voltus or ICC, ICC2, DC or Primetime is highly desired
• Experience with advanced nodes 5nm and below

The annual salary range for California is $148,400 to $275,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Benefits

• paid vacation and paid holidays
• 401(k) plan with employer match
• employee stock purchase plan
• a variety of medical, dental and vision plan options
• and more

We’re doing work that matters. Help us solve what others can’t.

Equal Employment Opportunity Policy

Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab).

E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.