Palladium ASIC Emulation & Verification Engineer

Broadcom, Inc.

San Jose (CA)

On-site

USD 122,000 - 195,000

Full time

8 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Discretionary annual bonus
Competitive equity grant
Medical, dental and vision plans
401(K) with company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave and vacation time

Job summary

Broadcom, Inc. is seeking an experienced ASIC Emulation & Verification Engineer to bridge simulation and hardware acceleration. You will bring up complex ASIC IP on Cadence Palladium, convert RTL to emulation-ready models, and run high-speed hardware-accelerated tests while supporting pre-silicon efforts.

You will also perform UVM-based verification, debugging, and collaborate with firmware teams to accelerate early boot of drivers and OS on emulation platforms.

Qualifications

  • Experience bringing up ASIC IP/SoC on Cadence Palladium emulation systems.
  • Strong knowledge of Verilog/SystemVerilog and emulation mapping concepts.
  • Proficiency with UVM-based verification and waveform debugging.

Responsibilities

  • Palladium emulation bring-up: compile, map RTL to Palladium, resolve issues.
  • Firmware co-verification: enable early FW bring-up with hardware models.
  • Pre-silicon verification: author tests, monitors, and checkers in SystemVerilog/UVM.
  • Debug and triage complex issues across simulation and emulation environments.
  • Develop automation scripts to streamline RTL compilation and regressions.

Skills

Palladium emulation
UVM verification
Python scripting
SystemVerilog
AMBA protocols

Education

Bachelor’s Degree in Electrical or Computer Engineering
Master’s Degree in related field

Job description

Broadcom, Inc. is seeking an experienced ASIC Emulation & Verification Engineer to bridge simulation and hardware acceleration. You will bring up complex ASIC IP on Cadence Palladium, convert RTL to emulation-ready models, and run high-speed hardware-accelerated tests while supporting pre-silicon efforts.

You will also perform UVM-based verification, debugging, and collaborate with firmware teams to accelerate early boot of drivers and OS on emulation platforms.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Emulation & Verification Engineer on Palladium
ASIC Emulation & Verification Engineer on Palladium

AnySilicon • San Jose (CA)

On-site
USD 140,000 - 210,000
ASIC Emulation & Verification Engineer
ASIC Emulation & Verification Engineer

AnySilicon • San Jose (CA)

On-site
USD 140,000 - 210,000
ASIC Emulation & Verification Engineer
ASIC Emulation & Verification Engineer

8413 LSI Corporation • San Jose (CA)

On-site
USD 122,000 - 195,000
Discretionary annual bonus
Competitive equity grant
Medical, dental and vision plans
+5
ASIC Emulation Engineer — HW/SW Co-Verification Lead
ASIC Emulation Engineer — HW/SW Co-Verification Lead

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 160,000 - 230,000
Lead Emulation Test Engineer Palladium, Remote
Lead Emulation Test Engineer Palladium, Remote

Positron • United States

Remote
USD 180,000 - 300,000
Health insurance
Life and disability coverage
Remote-first culture
Senior Emulation/Verification Engineer
Senior Emulation/Verification Engineer

iTechStack Inc • San Francisco (CA)

On-site
USD 140,000 - 210,000
Principal Emulation and Validation Engineer
Principal Emulation and Validation Engineer

WinMax Systems Corporation • San Jose (CA)

On-site
USD 130,000 - 160,000
Senior Emulation & Verification Engineer for SoC Accel
Senior Emulation & Verification Engineer for SoC Accel

iTechStack Inc • San Francisco (CA)

On-site
USD 140,000 - 210,000
Senior ASIC Verification Engineer | PCIe, UVM, Equity
Senior ASIC Verification Engineer | PCIe, UVM, Equity

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical coverage
401K matching
ESPP
+4
Hybrid Senior Design Verification Engineer (Emulation)
Hybrid Senior Design Verification Engineer (Emulation)

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 154,000 - 311,000