ASIC Emulation & Verification Engineer on Palladium

AnySilicon

San Jose (CA)

On-site

USD 140,000 - 210,000

Full time

27 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Anysilicon in San Jose, CA is seeking an experienced ASIC Emulation and Verification Engineer to bridge simulation and hardware acceleration. You will bring up complex ASIC IP/SoC designs on Cadence Palladium, convert RTL to emulation-ready models, and run high-speed hardware-accelerated validation.

Responsibilities include mapping RTL onto Palladium, debugging, and collaborating with firmware teams for early bring-up.

Qualifications

  • Bachelor’s degree with minimum 8 years hardware description or verification experience.
  • Master’s degree with minimum 6 years relevant experience.
  • Experience with SystemVerilog and UVM preferred.

Responsibilities

  • Map RTL databases onto Cadence Palladium hardware acceleration systems.
  • Resolve compilation errors and manage clocking/memory overrides for full-chip and subsystem emulation models.
  • Collaborate with firmware teams to accelerate early firmware bring-up on Palladium.
  • Provide hardware models and configure virtual debuggers for bootloaders and drivers.
  • Perform pre-silicon verification tasks using SystemVerilog and UVM, including test cases and debugging RTL issues.
  • Diagnose hardware and environment issues on Palladium using advanced debugging features.
  • Build and maintain automated scripts for compiling RTL databases and Palladium regressions.

Skills

SystemVerilog
UVM
Python
Automation
AMBA protocols

Education

Bachelor’s Degree in Electrical/Computer Engineering
Master’s Degree in related field

Tools

Cadence Palladium

Job description

Anysilicon in San Jose, CA is seeking an experienced ASIC Emulation and Verification Engineer to bridge simulation and hardware acceleration. You will bring up complex ASIC IP/SoC designs on Cadence Palladium, convert RTL to emulation-ready models, and run high-speed hardware-accelerated validation.

Responsibilities include mapping RTL onto Palladium, debugging, and collaborating with firmware teams for early bring-up.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Palladium ASIC Emulation & Verification Engineer
Palladium ASIC Emulation & Verification Engineer

8413 LSI Corporation • San Jose (CA)

On-site
USD 122,000 - 195,000
Discretionary annual bonus
Competitive equity grant
Medical, dental and vision plans
+5
ASIC Emulation & Verification Engineer
ASIC Emulation & Verification Engineer

AnySilicon • San Jose (CA)

On-site
USD 140,000 - 210,000
ASIC Emulation Engineer — HW/SW Co-Verification Lead
ASIC Emulation Engineer — HW/SW Co-Verification Lead

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 160,000 - 230,000
Senior Emulation/Verification Engineer
Senior Emulation/Verification Engineer

iTechStack Inc • San Francisco (CA)

On-site
USD 140,000 - 210,000
Senior Emulation & Verification Engineer for SoC Accel
Senior Emulation & Verification Engineer for SoC Accel

iTechStack Inc • San Francisco (CA)

On-site
USD 140,000 - 210,000
Lead Emulation Test Engineer Palladium, Remote
Lead Emulation Test Engineer Palladium, Remote

Positron • United States

Remote
USD 180,000 - 300,000
Health insurance
Life and disability coverage
Remote-first culture
ASIC Emulation & Verification Engineer
ASIC Emulation & Verification Engineer

8413 LSI Corporation • San Jose (CA)

On-site
USD 122,000 - 195,000
Discretionary annual bonus
Competitive equity grant
Medical, dental and vision plans
+5
Senior Principal Hardware Verification Architect
Senior Principal Hardware Verification Architect

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 154,000 - 286,000
Senior Principal Design Engineer - Emulation & FPGA
Senior Principal Design Engineer - Emulation & FPGA

Cadence Design Systems • San Jose (CA)

Hybrid
USD 154,000 - 286,000
Pre-Silicon Emulation Engineer | ASIC/FPGA Validation
Pre-Silicon Emulation Engineer | ASIC/FPGA Validation

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 101,000 - 152,000