ASIC Emulation & Verification Engineer

8413 LSI Corporation

San Jose (CA)

On-site

USD 122,000 - 195,000

Full time

8 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Discretionary annual bonus
Competitive equity grant
Medical, dental and vision plans
401(K) with company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave and vacation time

Job summary

Broadcom, Inc. is seeking an experienced ASIC Emulation & Verification Engineer to bridge simulation and hardware acceleration. You will bring up complex ASIC IP on Cadence Palladium, convert RTL to emulation-ready models, and run high-speed hardware-accelerated tests while supporting pre-silicon efforts.

You will also perform UVM-based verification, debugging, and collaborate with firmware teams to accelerate early boot of drivers and OS on emulation platforms.

Qualifications

  • Experience bringing up ASIC IP/SoC on Cadence Palladium emulation systems.
  • Strong knowledge of Verilog/SystemVerilog and emulation mapping concepts.
  • Proficiency with UVM-based verification and waveform debugging.

Responsibilities

  • Palladium emulation bring-up: compile, map RTL to Palladium, resolve issues.
  • Firmware co-verification: enable early FW bring-up with hardware models.
  • Pre-silicon verification: author tests, monitors, and checkers in SystemVerilog/UVM.
  • Debug and triage complex issues across simulation and emulation environments.
  • Develop automation scripts to streamline RTL compilation and regressions.

Skills

Palladium emulation
UVM verification
Python scripting
SystemVerilog
AMBA protocols

Education

Bachelor’s Degree in Electrical or Computer Engineering
Master’s Degree in related field

Job description

ASIC Emulation & Verification Engineer (Palladium Specialist)
Job Summary

We are seeking an experienced ASIC Emulation and Verification Engineer to bridge the gap between simulation and hardware acceleration. Your primary responsibility will be bringing up complex ASIC IP and SoC designs on Cadence Palladium emulation platforms, converting the RTL database into emulation-ready models, and executing high-speed hardware acceleration. Additionally, you will support the core pre-silicon team by performing standard UVM-based simulation, verification closure, and debugging tasks.

Key Responsibilities
  • Palladium Emulation & Bring-up: Compile, synthesize, and map complex RTL databases onto Cadence Palladium hardware acceleration systems. Resolve compilation errors, manage clocking/memory overrides, and successfully bring up full-chip and sub-system emulation models.
  • Firmware Co-Verification: Partner closely with firmware engineering teams to accelerate early FW bring-up on the Palladium platform. Provide hardware models, map memory spaces, and configure virtual debuggers (like JTAG) to allow teams to boot low-level bootloaders, drivers, and operating systems well before physical silicon is available.
  • Standard Simulation Verification: Perform traditional pre-silicon verification tasks using SystemVerilog and UVM. Author test cases, develop monitors/checkers, and debug RTL anomalies using waveform viewers.
  • Debug & Triage: Diagnose complex hardware, testbench, and environment issues on Palladium using advanced hardware-debugging features. Root-cause failures across both simulation and emulation environments.
  • Infrastructure & Automation: Build and maintain automated scripts to seamlessly compile the RTL database and launch Palladium regressions. Manage database hand-offs between design release teams and the emulation environment.
Minimum Qualifications
  • Bachelor’s Degree in Electrical Engineering, Computer Engineering, or a related field with a minimum of 8 years of hardware description or verification experience.
  • OR Master’s Degree in a related field with a minimum of 6 years of relevant experience.
Preferred Skillsets & Technical Knowledge
  • Emulation Platforms: Deep hands‑on experience with the Cadence Palladium enterprise emulation platform (e.g., Palladium Z1/Z2 or newer systems).
  • Front‑End Flows: Strong proficiency in hardware description languages (Verilog / SystemVerilog) and hardware synthesis concepts for emulation mapping.
  • Verification Methodologies: Proven experience with UVM (Universal Verification Methodology) simulation frameworks, assertion‑based testing (SVA), and metric‑driven coverage closure.
  • Scripting & Tool Automation: Expertise in Python, Perl, Bash, or Tcl to parse log files, automate compiler tools, and manage massive regression databases.
  • Hardware Architecture: Solid understanding of AMBA subsystem protocols (AXI, AHB, APB) and processor interfaces to safely configure memory and clock domains inside the emulator.
Compensation and Benefits
  • The annual base salary range for this position is USD 121,900.00 To USD 195,000.00.
  • As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth.
  • All subject to relevant plan documents and award agreements.
  • Medical.
  • dental and vision plans.
  • 401(K) participation including company matching.
  • Employee Stock Purchase Program (ESPP).
  • Employee Assistance Program (EAP).
  • company paid holidays.
  • paid sick leave and vacation time.
Equal Opportunity Employment

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.

We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom! We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

For more information please visit our video library and check out our Connected by Broadcom series.

Follow us on Linked In Broadcom Inc.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Verification Engineer
ASIC Verification Engineer

8413 LSI Corporation • Fort Collins (CO)

On-site
USD 110,000 - 176,000
Discretionary annual bonus
Equity grant
Annual equity awards
+3
ASIC Verification Engineer
ASIC Verification Engineer

Broadcom, Inc. • Fort Collins (CO)

On-site
USD 110,000 - 176,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+3
ASIC Verification Engineer
ASIC Verification Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 101,000 - 162,000
Medical plans
Dental plans
Vision plans
+6
VLSI ASIC Verification Engineer
VLSI ASIC Verification Engineer

Broadcom, Inc. • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Design Implementation Engineer (Synthesis / STA)
Design Implementation Engineer (Synthesis / STA)

8413 LSI Corporation • Broomfield (CO)

On-site
USD 122,000 - 195,000
Medical, dental and vision plans
401(K) with company matching
Employee Stock Purchase Program (ESPP)
+1
IC Verification Engineer
IC Verification Engineer

Broadcom, Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical coverage
401K matching
ESPP
+4
Design Verification Engineer
Design Verification Engineer

Broadcom Inc. • Broomfield (CO)

On-site
USD 108,000 - 172,800
Medical, dental and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+1
ASIC Design Engineer
ASIC Design Engineer

Broadcom, Inc. • Irvine (CA)

On-site
USD 170,000 - 210,000
Discretionary annual bonus
Equity grant / ESPP
ASIC Implementation Engineer
ASIC Implementation Engineer

Broadcom, Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Palladium ASIC Emulation & Verification Engineer
Palladium ASIC Emulation & Verification Engineer

8413 LSI Corporation • San Jose (CA)

On-site
USD 122,000 - 195,000
Discretionary annual bonus
Competitive equity grant
Medical, dental and vision plans
+5