Packaging Research Engineer — 2.5D/3DIC & Chiplets (Hybrid)

Intel Corporation

Chandler (AZ)

Hybrid

USD 122,000 - 232,000

Full time

3 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Total rewards package

Job summary

Intel Corporation in the United States is seeking a Semiconductor Packaging Research Engineer to drive technology research for advanced packaging and heterogeneous integration. The role focuses on evaluating new architectures, materials, interconnects, reliability risks, and manufacturability trade-offs for future products.

The candidate will collaborate across research, design, process, materials, reliability, manufacturing, and university teams; required qualifications include Master’s or

Qualifications

  • Master’s or Ph.D. in Mechanical Engineering, Electrical Engineering, Materials Science, or related field.
  • 1+ years’ experience in semiconductor packaging research, advanced packaging integration, or modeling/simulation.
  • Experience with advanced packaging technologies such as chiplets, 2.5D/3DIC, or hybrid bonding.

Responsibilities

  • Research advanced packaging concepts such as chiplets and 2.5D/3DIC.
  • Drive process integration learning or modeling/simulation to assess feasibility and reliability.
  • Translate product needs into research plans and document outputs through reports and IP.
  • Collaborate across research, design, process, materials, reliability, and manufacturing teams.

Skills

Advanced packaging research
Heterogeneous integration
Thermal modeling
DOE
Prototype learning

Education

Master’s or Ph.D. in Mechanical or Electrical Engineering
Materials Science or related field

Tools

ANSYS
Abaqus
COMSOL
HFSS
Cadence
MATLAB
Python
JMP

Job description

Intel Corporation in the United States is seeking a Semiconductor Packaging Research Engineer to drive technology research for advanced packaging and heterogeneous integration. The role focuses on evaluating new architectures, materials, interconnects, reliability risks, and manufacturability trade-offs for future products.

The candidate will collaborate across research, design, process, materials, reliability, manufacturing, and university teams; required qualifications include Master’s or

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Advanced Packaging Research Engineer (Chiplets & 3DIC)
Advanced Packaging Research Engineer (Chiplets & 3DIC)

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 122,000 - 232,000
Health benefits
Stock bonuses
Hybrid work model
+1
Advanced Packaging Research Engineer: Chiplets & 3DIC
Advanced Packaging Research Engineer: Chiplets & 3DIC

Intel • Hillsboro (OR)

Hybrid
USD 122,000 - 232,000
Semiconductor Packaging Research Engineer
Semiconductor Packaging Research Engineer

Intel • Hillsboro (OR)

Hybrid
USD 122,000 - 232,000
Research Engineer - System Technology & 3D/2.5D Packaging
Research Engineer - System Technology & 3D/2.5D Packaging

Jobtailor • California (MO)

On-site
USD 140,000 - 190,000
3D Packaging & Simulation Intern (Hybrid)
3D Packaging & Simulation Intern (Hybrid)

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 121,000 - 122,000
Semiconductor Packaging Research Engineer
Semiconductor Packaging Research Engineer

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 122,000 - 232,000
Health benefits
Stock bonuses
Hybrid work model
+1
Semiconductor Packaging Research Engineer
Semiconductor Packaging Research Engineer

Intel Corporation • Chandler (AZ)

Hybrid
USD 122,000 - 232,000
Total rewards package
Advanced Packaging Intern: 3D/2.5D Simulation & Yield
Advanced Packaging Intern: 3D/2.5D Simulation & Yield

Intel Corporation • Chandler (AZ)

Hybrid
USD 121,000 - 122,000
Senior Electro-Thermal Packaging Engineer (Chiplet 2.5D/3D)
Senior Electro-Thermal Packaging Engineer (Chiplet 2.5D/3D)

Eliyan Corporation • San Francisco (CA)

On-site
USD 120,000 - 160,000
Excellent benefits
Fun work environment
Senior 2.5D/3D Packaging Architect for HPC & Auto
Senior 2.5D/3D Packaging Architect for HPC & Auto

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 171,000 - 272,000
Comprehensive health insurance
401(k) plan
Paid holidays and leave