Package Designer - 2.5D/3D High-Density Packaging

SK hynix America

San Jose (CA)

On-site

USD 110,000 - 155,000

Full time

6 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Top Tier health insurance
Paid time off and holidays
401k Matching
FSA for Health Care & Dependent Care
Educational reimbursement
Donation Matching

Job summary

SK hynix America is seeking a skilled Package Designer for our Packaging Engineering team. You will design and optimize high-density semiconductor packages for next‑generation products, collaborating with PCB, SI/PI, thermal, and manufacturing teams to ensure manufacturability and cost‑effectiveness.

The role requires hands-on experience with advanced packaging, strong communication, and the ability to work across cross-functional groups in a fast-paced environment. Onsite work in the U.S.

Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Mechanical Engineering, Materials Science, or related field.
  • 3+ years of experience in semiconductor package design or layout.
  • Experience with package layout tools Cadence Allegro/Virtuoso/Innovus, Siemens Xpedition, Synopsys 3D-ICC, AutoCAD or equivalent.
  • Strong understanding of high-speed signal routing and PDN.
  • In-depth knowledge of 2.5D/3D packaging technologies and substrate design rules.
  • Effective communication skills and ability to work in a fast-paced, cross-functional environment.
  • Currently pursuing a PhD in Electrical Engineering or related field.

Responsibilities

  • Design and layout of advanced semiconductor packages including Flip Chip, BGA, LGA, 2.5D/3D integration with HBM.
  • Use EDA tools to create and verify package layouts.
  • Perform SI and PI analysis in collaboration with SI/PI engineers.
  • Perform design and what-if analyses for SIP performance.
  • Create and maintain design rules, stack-ups, and layout guidelines.
  • Collaborate with internal and external stakeholders on packaging development.

Skills

Effective communication
Cross-functional collaboration
Fast-paced environment adaptability

Education

Bachelors or Masters in Electrical/Mechanical/Materials Science
3+ years semiconductor package design experience
5+ years in advanced packaging technology
PhD candidate in Electrical Engineering or related field

Tools

Cadence Allegro/Virtuoso/Innovus
Siemens Xpedition
Synopsys 3D-ICC
AutoCAD
Ansys
HFSS
ADS

Job description

SK hynix America is seeking a skilled Package Designer for our Packaging Engineering team. You will design and optimize high-density semiconductor packages for next‑generation products, collaborating with PCB, SI/PI, thermal, and manufacturing teams to ensure manufacturability and cost‑effectiveness.

The role requires hands-on experience with advanced packaging, strong communication, and the ability to work across cross-functional groups in a fast-paced environment. Onsite work in the U.S.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Package Designer
Package Designer

SK hynix America • San Jose (CA)

On-site
USD 110,000 - 155,000
Top Tier health insurance
Paid time off and holidays
401k Matching
+3
Advanced Package Design Engineer
Advanced Package Design Engineer

SK hynix America • San Jose (CA)

On-site
USD 110,000 - 155,000
Top Tier health insurance at no employee cost
Paid time off (PTO) + Company Holidays + Happy Fridays
Paid Parental Leave Program
+4
Lead Mechanical Simulation Engineer – Packaging
Lead Mechanical Simulation Engineer – Packaging

SK hynix America • San Jose (CA)

On-site
USD 105,000 - 160,000
Top-tier health insurance
Paid time off
401k matching
+4
Principal SIPI Engineer — 3D Packaging & HBM Expert
Principal SIPI Engineer — 3D Packaging & HBM Expert

SK hynix America • San Jose (CA)

On-site
USD 185,000 - 220,000
Top Tier health insurance
Paid time off + holidays
401k Matching
+4
ADK Engineer: 2.5D/3D Packaging Rule Mastery
ADK Engineer: 2.5D/3D Packaging Rule Mastery

SK hynix America • San Jose (CA)

On-site
USD 105,000 - 160,000
Top-tier health insurance
401k Matching
Educational reimbursement up to $10,00
+2
Chip Package Designer for 2.5D/3.5D HPC Packaging
Chip Package Designer for 2.5D/3.5D HPC Packaging

Google • Town of Montana (WI)

On-site
USD 163,000 - 236,000
Assembly Design Kit (ADK) Engineer
Assembly Design Kit (ADK) Engineer

SK hynix America • San Jose (CA)

On-site
USD 105,000 - 160,000
Top-tier health insurance
401k Matching
Educational reimbursement up to $10,00
+2
Chip Package Designer – 2.5D/3.5D for ML HPCs
Chip Package Designer – 2.5D/3.5D for ML HPCs

Google • Sunnyvale (CA)

On-site
USD 156,000 - 229,000
Senior Package Architect: Silicon-to-System Co-Design
Senior Package Architect: Silicon-to-System Co-Design

Micron • Boise (ID)

On-site
USD 140,000 - 190,000
Medical plans
Dental plans
Vision plans
+2
Mechanical Simulation Engineer
Mechanical Simulation Engineer

SK hynix America • San Jose (CA)

On-site
USD 105,000 - 160,000
Top-tier health insurance
Paid time off
401k matching
+4