Memory Test Engineer - Global Team, Growth

Microchip Technology Inc.

San Jose (CA)

On-site

USD 70,304 - 143,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Microchip Technology is seeking a motivated Test Engineer to join the Memory Product Department (MPD). You will support development, characterization, and production testing of memory products, collaborating with design, product, and manufacturing teams to ensure high quality, yield, and reliability.

The ideal candidate has 2.5–5 years in semiconductor test engineering, strong memory architecture knowledge, and hands-on experience with ATE platforms like Teradyne.

Qualifications

  • Bachelor’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or related field.
  • 2.5 - 5 years of experience in semiconductor test engineering, preferably in memory products.
  • Solid understanding of memory architecture and operation.
  • Hands-on experience with ATE platforms (e.g., Teradyne, or equivalent).
  • Knowledge of DFT concepts, including BIST, redundancy, and repair analysis.
  • Capable of operating bench equipment, oscilloscope, logic analyzer, etc.
  • Flexibility to collaborate with global teams and accommodate lab usage schedules.
  • Programming skills (C/C++), Python, C++ class architecture knowledge.

Responsibilities

  • Support development, characterization, and production testing of memory products.
  • Work closely with design, product, and manufacturing teams to ensure high quality, yield, and reliability.
  • Operate bench equipment and analyze test data.

Skills

Memory architecture
C/C++ programming
Python programming
Team collaboration

Education

Bachelor's degree in Electrical/Electronics/Computer Engineering or related field

Tools

Teradyne ATE
Oscilloscope
Logic Analyzer

Job description

Microchip Technology is seeking a motivated Test Engineer to join the Memory Product Department (MPD). You will support development, characterization, and production testing of memory products, collaborating with design, product, and manufacturing teams to ensure high quality, yield, and reliability.

The ideal candidate has 2.5–5 years in semiconductor test engineering, strong memory architecture knowledge, and hands-on experience with ATE platforms like Teradyne.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Engineer II-Test
Engineer II-Test

Microchip Technology Inc. • San Jose (CA)

On-site
USD 70,000 - 143,000
Senior FPGA Architect - Memory Test Solutions
Senior FPGA Architect - Memory Test Solutions

Teradyne • San Jose (CA)

On-site
USD 170,000 - 273,000
Product Development Engineer: Test & Yield for Memory Tech
Product Development Engineer: Test & Yield for Memory Tech

6AM City, LLC • United States

On-site
USD 120,000 - 190,000
Medical plans
Dental plans
Vision plans
+1
Senior FPGA Architect for Memory Test Systems
Senior FPGA Architect for Memory Test Systems

Teradyne • Tualatin (OR)

On-site
USD 123,000 - 197,000
Health insurance
Dental & vision coverage
Retirement savings plans
+2
Memory Test Software Engineer – Embedded & Hardware
Memory Test Software Engineer – Embedded & Hardware

Teradyne • San Jose (CA), Northern (KY)

Hybrid
USD 143,000 - 228,000
Health benefits
Bonus eligibility
Technical Program Manager – Semiconductor Testing Solutions
Technical Program Manager – Semiconductor Testing Solutions

Maxonic Inc. • Milpitas (CA)

On-site
USD 140,000 - 180,000
Memory Test Product Manager (MTD, San Jose, CA)
Memory Test Product Manager (MTD, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 139,400 - 223,100
Medical, dental, and vision insurance
Paid vacation and holidays
Tuition assistance programs
FPGA Design Engineer - Memory Test Solutions
FPGA Design Engineer - Memory Test Solutions

Teradyne • San Jose (CA)

On-site
USD 135,000 - 217,000
Calibration Engineer – Memory Test & Instrumentation
Calibration Engineer – Memory Test & Instrumentation

Teradyne • San Jose (CA)

On-site
USD 130,000 - 228,000
Memory Test FPGA Engineering Manager - Lead & Deliver
Memory Test FPGA Engineering Manager - Lead & Deliver

Teradyne • San Jose (CA)

On-site
USD 171,000 - 274,000