Senior FPGA Architect - Memory Test Solutions

Teradyne

San Jose (CA)

On-site

USD 170,400 - 272,600

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Teradyne’s Memory Test Division (MTD) seeks a motivated and technically driven FPGA Engineer to support the development of our cutting-edge memory test solutions. You will design and implement FPGA-based architectures for next-gen Flash and DRAM instrumentation, combining digital and analog design, and collaborate with cross-functional teams.

You will mentor junior engineers, translate customer needs into robust, scalable FPGA designs, and help maintain existing FPGA portfolios to meet quality

Qualifications

  • B.S. or M.S. in Electrical Engineering or closely related discipline.
  • 8+ years of relevant work experience.
  • Experience with Digital Design and Architecture.
  • RTL coding, synthesis, timing closure and lab validation.
  • Experience with Static Timing Analysis of ASICs or FPGAs.
  • Experience with digital simulation testbench creation.
  • Experience with C or C++.

Responsibilities

  • Architect and implement FPGA solutions to support next generation Flash and DRAM test instrumentation.
  • Provide technical guidance to junior engineers.
  • Turn abstract concepts and customer requirements into reliable, extensible, and supportable designs.
  • Assist in the maintenance and extension of existing FPGA designs to support quality improvement and emerging customer requirements.
  • Maintain schedule commitments and deliver high quality end products.
  • Occasional travel may be required.

Skills

Digital Design & Architecture
RTL coding
Static Timing Analysis
C or C++
Lab validation

Education

B.S. or M.S. in Electrical Engineering or closely related discipline

Tools

Intel FPGA tool flows
Xilinx FPGA tool flows
Verilog HDL
UVM Methodology
Scripting languages
Linux & Windows

Job description

Teradyne’s Memory Test Division (MTD) seeks a motivated and technically driven FPGA Engineer to support the development of our cutting-edge memory test solutions. You will design and implement FPGA-based architectures for next-gen Flash and DRAM instrumentation, combining digital and analog design, and collaborate with cross-functional teams.

You will mentor junior engineers, translate customer needs into robust, scalable FPGA designs, and help maintain existing FPGA portfolios to meet quality

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA Architect for Memory Test Systems
Senior FPGA Architect for Memory Test Systems

Teradyne • Tualatin (OR)

On-site
USD 123,000 - 197,000
Health insurance
Dental & vision coverage
Retirement savings plans
+2
FPGA Design Engineer - Memory Test Solutions
FPGA Design Engineer - Memory Test Solutions

Teradyne • San Jose (CA)

On-site
USD 135,000 - 217,000
Senior FPGA Design Engineer - Memory Test & RTL Architect
Senior FPGA Design Engineer - Memory Test & RTL Architect

Teradyne • Tualatin (OR)

On-site
USD 170,000 - 273,000
Discretionary bonus
Comprehensive benefits package
Memory Test FPGA Engineering Manager - Lead & Deliver
Memory Test FPGA Engineering Manager - Lead & Deliver

Teradyne • San Jose (CA)

On-site
USD 171,000 - 274,000
Lead FPGA Engineering Manager: Drive Next-Gen Memory Tests
Lead FPGA Engineering Manager: Drive Next-Gen Memory Tests

Teradyne • San Jose (CA)

On-site
USD 171,000 - 274,000
Senior FPGA Design Engineer (MTD, San Jose, CA)
Senior FPGA Design Engineer (MTD, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 170,000 - 273,000
FPGA Engineering Manager - Memory Test & RTL Lead
FPGA Engineering Manager - Memory Test & RTL Lead

Teradyne • Tualatin (OR)

On-site
USD 171,000 - 274,000
Health and well‑being benefits
Medical insurance
Dental insurance
+5
Senior FPGA Design Engineer (Nextest, Tualatin, OR)
Senior FPGA Design Engineer (Nextest, Tualatin, OR)

Teradyne • Tualatin (OR)

On-site
USD 170,000 - 273,000
Discretionary bonus
Comprehensive benefits package
FPGA Design Engineer (MTD, San Jose, CA)
FPGA Design Engineer (MTD, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 135,000 - 217,000
FPGA Engineering Manager (MTD, San Jose, CA)
FPGA Engineering Manager (MTD, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 171,000 - 274,000