Senior FPGA Architect - Memory Test Solutions

Teradyne

San Jose (CA)

Sur place

USD 170 400 - 272 600

Plein temps

14 jours+

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Résumé du poste

Teradyne’s Memory Test Division (MTD) seeks a motivated and technically driven FPGA Engineer to support the development of our cutting-edge memory test solutions. You will design and implement FPGA-based architectures for next-gen Flash and DRAM instrumentation, combining digital and analog design, and collaborate with cross-functional teams.

You will mentor junior engineers, translate customer needs into robust, scalable FPGA designs, and help maintain existing FPGA portfolios to meet quality

Qualifications

  • B.S. or M.S. in Electrical Engineering or closely related discipline.
  • 8+ years of relevant work experience.
  • Experience with Digital Design and Architecture.
  • RTL coding, synthesis, timing closure and lab validation.
  • Experience with Static Timing Analysis of ASICs or FPGAs.
  • Experience with digital simulation testbench creation.
  • Experience with C or C++.

Responsabilités

  • Architect and implement FPGA solutions to support next generation Flash and DRAM test instrumentation.
  • Provide technical guidance to junior engineers.
  • Turn abstract concepts and customer requirements into reliable, extensible, and supportable designs.
  • Assist in the maintenance and extension of existing FPGA designs to support quality improvement and emerging customer requirements.
  • Maintain schedule commitments and deliver high quality end products.
  • Occasional travel may be required.

Connaissances

Digital Design & Architecture
RTL coding
Static Timing Analysis
C or C++
Lab validation

Formation

B.S. or M.S. in Electrical Engineering or closely related discipline

Outils

Intel FPGA tool flows
Xilinx FPGA tool flows
Verilog HDL
UVM Methodology
Scripting languages
Linux & Windows

Description du poste

Teradyne’s Memory Test Division (MTD) seeks a motivated and technically driven FPGA Engineer to support the development of our cutting-edge memory test solutions. You will design and implement FPGA-based architectures for next-gen Flash and DRAM instrumentation, combining digital and analog design, and collaborate with cross-functional teams.

You will mentor junior engineers, translate customer needs into robust, scalable FPGA designs, and help maintain existing FPGA portfolios to meet quality

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

FPGA Design Engineer - Memory Test Solutions
FPGA Design Engineer - Memory Test Solutions

Teradyne • San Jose (CA)

Sur place
USD 135 400 - 216 600
Senior FPGA Design Engineer - Memory Test & RTL Architect
Senior FPGA Design Engineer - Memory Test & RTL Architect

Teradyne • Tualatin (OR)

Sur place
USD 170 400 - 272 600
Discretionary bonus
Comprehensive benefits package
Memory Test FPGA Engineering Manager - Lead & Deliver
Memory Test FPGA Engineering Manager - Lead & Deliver

Teradyne • San Jose (CA)

Sur place
USD 171 000 - 273 600
Lead FPGA Engineering Manager: Drive Next-Gen Memory Tests
Lead FPGA Engineering Manager: Drive Next-Gen Memory Tests

Teradyne • San Jose (CA)

Sur place
USD 171 000 - 273 600
Senior FPGA Design Engineer (MTD, San Jose, CA)
Senior FPGA Design Engineer (MTD, San Jose, CA)

Teradyne • San Jose (CA)

Sur place
USD 170 400 - 272 600
FPGA Design Engineer (MTD, San Jose, CA)
FPGA Design Engineer (MTD, San Jose, CA)

Teradyne • San Jose (CA)

Sur place
USD 135 400 - 216 600
FPGA Engineering Manager - Memory Test & RTL Lead
FPGA Engineering Manager - Memory Test & RTL Lead

Teradyne • Tualatin (OR)

Sur place
USD 171 000 - 273 600
Health and well‑being benefits
Medical insurance
Dental insurance
+5
Senior FPGA Design Engineer (Nextest, Tualatin, OR)
Senior FPGA Design Engineer (Nextest, Tualatin, OR)

Teradyne • Tualatin (OR)

Sur place
USD 170 400 - 272 600
Discretionary bonus
Comprehensive benefits package
FPGA Engineering Manager (MTD, San Jose, CA)
FPGA Engineering Manager (MTD, San Jose, CA)

Teradyne • San Jose (CA)

Sur place
USD 171 000 - 273 600
Senior Hardware Architect: High-Speed FPGA Systems
Senior Hardware Architect: High-Speed FPGA Systems

Teradyne • San Jose (CA)

Sur place
USD 111 300 - 178 200
Medical, dental, and vision insurance
Flexible Spending Accounts
Retirement savings plans
+1